Current Sense Amplifier ICs | Shunt & Isolated

Q: High-side vs low-side: which is better for accuracy, safety, and noise?

High-side shunt keeps the load referenced to ground and avoids ground lift, improving accuracy and EMC. It supports bidirectional sensing easily. Low-side is cheaper and relaxed on common-mode limits, but ground bounce can corrupt analog and communication domains. Target strong CMRR at switching frequency and verify return paths.

Q: When do I need isolated current sensing instead of a shunt CSA?

Use isolation for high-voltage buses, separated grounds, long cables, or safety compliance. Isolation amplifiers provide analog transfer; isolated delta-sigma streams cross barriers and are decimated by SINC on the MCU. Budget propagation and decimation delays against protection windows before setting thresholds.

Q: How do I set up bidirectional measurement around a REF midpoint?

Bias the output around a precise REF midpoint so positive and negative currents swing symmetrically. Co-source REF with the ADC reference, decouple locally, and align bandwidths. Calibrate zero at power-up and after thermal stabilization, and log residual offset versus temperature for long-term accuracy.

Q: What’s the trade-off between CMRR and input RC filtering near PWM nodes?

Matched differential RC at CSA inputs reduces DM-to-CM conversion near switching edges. Excessive filtering shrinks bandwidth and slows protection. Place components close to pins, verify CMRR at the switching frequency, and ensure routing symmetry to limit imbalance-induced errors.

Q: How do I size the shunt for power loss, temperature rise, and long-term stability?

Begin with P = I^2R, allowable temperature rise, and required resolution. Prefer low-TCR, four-terminal metal-foil shunts with Kelvin routing. Validate worst-case heating using IR imaging and thermocouples, then recheck value drift after thermal cycling to protect metering accuracy across lifetime.

Q: How does REF noise and midpoint bias impact resolution?

REF accuracy and noise add directly to the measured code. Keep the REF noise bandwidth at or below the ADC’s effective bandwidth, co-source it with the ADC reference, and decouple close to the device. For low-frequency metering, prioritize low 1/f noise to preserve resolution.

Q: What happens if my bandwidth is too high or too low?

Too high imports PWM noise and aliasing; too low hides real transients and elongates settling. Size the −3 dB point against the protection window or control loop bandwidth. Verify phase margin (about ≥45°) with step response, accounting for ADC sampling capacitance and external RC.

Q: How do I design anti-alias RC and choose SINC/OSR for a delta-sigma interface?

Place the anti-alias −3 dB slightly below the SINC passband. Increase OSR or SINC order to reduce noise, noting the latency penalty. Effective bandwidth scales roughly with fS/(2·OSR) and filter order. Synchronize clocks across isolation to limit jitter-driven amplitude and phase errors.

Q: MCU internal ADC vs external delta-sigma: how do I choose?

External delta-sigma offers lower noise, digital filtering, and isolation-friendly streams for metering. MCU SAR/ADC is simpler and faster for protection thresholds near the source. Consider resolution, latency, synchronization strategy, and domain crossings; some designs combine fast local thresholds with slower metering.

Q: How do I suppress readout jumps caused by PWM dV/dt?

Use matched differential RC close to pins, add common-mode damping as needed, and partition power and analog grounds. Route symmetrically and avoid coupling to switch nodes. Select ICs specified for dV/dt immunity and validate at maximum slew rates during worst-case transients.

This page helps hardware engineers select and validate current/voltage sense amplifier ICs by connecting topology choices (high-side, low-side, isolated), accuracy factors (VCM, CMRR, noise, drift), and timing constraints (bandwidth, isolation latency, ΔΣ SINC/OSR). You’ll get copy-ready rules, test sequences, and application recipes to set thresholds, confirm stability, and log evidence from shunt to MCU.

Quick Browse

Show / Hide categories — jump to any section in one click

Back to the main hub: Power Management ICs (PMIC)

Intro — When to Use Shunt vs Isolated Sensing

High-side shunt is preferred when the load must stay at system ground and common-mode voltage (VCM) is above ground; it offers cleaner references and straightforward bidirectional measurement with a mid-point REF.

Low-side shunt reduces cost and VCM constraints, but the ground lift can disturb analog/communication references; use with care in systems sharing grounds.

Isolated sensing is mandatory for high-voltage buses, safety isolation, long cables, large dV/dt, or separated grounds. Isolation can be analog (isolation amplifier) or digital (ΔΣ bitstream crossing isolation → SINC decimation on MCU).

For bidirectional paths (charge/discharge, regen), bias the output around a reference (REF midpoint), then calibrate zero and track drift/temperature.

End-to-end chain preview: Shunt → Anti-alias RC → CSA/Isolator → ΔΣ/ADC → SINC/OSR → MCU.

Decision map: high-side vs low-side shunt and isolated current sensing for different VCM and safety needs.

Architecture — High-Side, Low-Side, and Isolated Paths

A. High-Side Shunt + CSA (with REF / Bidirectional)

Confirm VCM range, CMRR at switch frequency, and dV/dt immunity. Use a low-TCR 4-terminal shunt with Kelvin routing and matched differential RC at the inputs. Bias around a precise REF for bidirectional measurement.

B. Low-Side Shunt + Op-Amp / Diff-Amp

Lower cost and relaxed VCM, but watch ground lift and return currents. Keep analog/reference domains clean; plan fault returns and protection interaction if the ground rises during faults.

C. Isolated (Isolation Amp / Isolated ΔΣ → Digital)

Use isolation for HV buses, safety domains, or remote nodes. ΔΣ bitstream crosses isolation and is decimated (SINC/OSR) on MCU. Balance link bandwidth/latency with protection response time; consider gain/offset drift across temperature.

Module Chain

Shunt → Filter → CSA/Isolator → ADC/ΔΣ → MCU. Label design handles at each hop: VCM, REF, CMRR, matched RC, anti-alias bandwidth, OSR/SINC, clock/sync, and dV/dt constraints.

Three architectures for current/voltage sense amplifier ICs: high-side CSA, low-side diff-amp, and isolated ΔΣ stream.

Unified signal chain: Shunt → Filter → CSA/Isolator → ADC/ΔΣ → SINC/OSR → MCU, with key design handles annotated.

Working Principle — VCM, Drift, Bandwidth & Isolation Timing

VCM, Offset/Drift, Bandwidth & Stability

Common-mode range (VCM) must cover both operation and transients. Verify CMRR at the switch frequency and large dV/dt events. Input offset and thermal drift translate directly to current error through the shunt gain.

Bandwidth that is too high imports switching noise; too low masks real transients. Ensure stable drive into the load/ADC: follow recommended C_load and series isolation, then confirm phase margin ≥ 45° via step-response or Bode data.

Bidirectional Bias (REF) / Midpoint Reference

For charge/discharge or four-quadrant loads, bias the output around a precise REF midpoint. REF noise and accuracy enter the reading; perform zero calibration at power-up and after thermal stabilization, and keep REF co-referenced with the ADC where possible.

Isolation Modulation/Decoding & Timing

Isolation amplifiers provide analog transfer with finite bandwidth and drift; isolated ΔΣ exports a bitstream that is SINC-decimated on the MCU side. Budget total latency as: front-end group delay + isolation propagation + digital decimation, and align protection thresholds with this delay.

ΔΣ/ADC — Sampling, SINC, OSR & Effective Bandwidth

Choose OSR and SINC order to trade noise for bandwidth. Anti-alias RC should sit just below the SINC passband. With sampling frequency f_S, the effective bandwidth scales roughly with f_S/(2·OSR) (order-dependent); keep clocks synchronized across domains.

Error stack and bandwidth/stability trade-offs: CMRR at switching frequency, offset/drift impact, and phase-margin validation.

Bidirectional sensing swings around a clean REF midpoint; schedule zero-cal at start-up and after thermal stabilization.

Total timing = front-end delay + isolation propagation + decimation latency; set protection windows accordingly.

OSR and SINC order reduce noise but also bandwidth; place the anti-alias RC just below the SINC passband.

Design Rules — Copy-Ready Engineering Checklist

Shunt Selection

Size by I_max and P = I²R; check ΔT limits and pulse stress.

Prefer 4-terminal, low-TCR metal-foil; enforce Kelvin routing.

Validate worst-case temp rise under ambient and airflow conditions.

PWM / Switching Noise

Match differential RC at inputs; place close to pins.

Verify CMRR @ f_SW and dV/dt immunity; use CM shunts/RC if needed.

Partition power vs analog grounds to limit coupling paths.

Bidirectional Measurement

Bias output around a clean REF; keep REF and ADC reference co-sourced.

Zero-cal at start-up and after thermal stabilization; log drift vs T.

Guard REF noise bandwidth to match effective ADC bandwidth.

ΔΣ / ADC Interface

Pick OSR and SINC order for noise/BW target.

Set anti-alias RC −3 dB slightly below the SINC passband.

Ensure clock/sync alignment across isolation domains.

Stability & Margin

Follow recommended C_load and series R; avoid heavy capacitive loads.

Check step response; target Phase Margin ≥ 45°.

Account for ADC sampling capacitors and track-and-hold behavior.

Protection Linkage

Compute total latency (front-end + isolation + decimation).

Set over-current thresholds/windowing consistent with latency.

Leave shut-down/limiting to upstream protection (no details here).

Validation & Debug — Fixtures, Scripts, Logging & Failure Modes

Fixtures

Kelvin clamps for 4-terminal shunts; differential & single-ended probes; shielded leads.

Bidirectional load (source/sink) with step and ripple injection ≥ I_max.

Thermal: IR camera + fine-wire thermocouples on R_shunt and CSA/isolator packages.

References/Clocks: low-noise REF source; sync clock for ΔΣ/ADC across domains.

Test Script (Order)

1) Zero: power-up → thermal settle → zero-cal; log REF/code/T.

2) Unidirectional: small→large steps; verify bandwidth & stability.

3) Bidirectional: cross REF midpoint; confirm symmetry & zero return.

4) Ripple / Negative step: inject ripple, step-down/up; check SINC recovery.

5) Temperature sweep: record zero/gain drift and noise density vs T.

Logging

Raw: ADC codes or ΔΣ bitstream; SINC output with OSR/order tags.

Noise: spectral density (nV/√Hz) → translate to current via shunt.

Conditions: I, V_CM, T, REF, clock/sync, AA-RC & OSR settings, injected waveforms.

Events: over-current hits, saturation, dropouts with timestamps.

Failure Modes (Quick Checks)

Shunt open / value shift: abnormal I²R heating or drift → re-seat Kelvin, replace shunt.

GND bounce (low-side): review star ground/returns and differential RC symmetry.

REF issues: excessive noise/drift → co-source with ADC ref, tighten decoupling & BW.

Isolation saturation: ΔΣ/iso-amp overrange → reduce gain / change OSR & passband.

Minimal validation kit: 4-terminal shunt with Kelvin clamps, source/sink load, probes, thermal sensing, REF & clock.

Run a fixed sequence and log every step to compare bandwidth, symmetry, recovery, and temperature drift.

Log raw codes or ΔΣ bitstreams, SINC outputs, noise spectra, operating conditions, and event timestamps.

From symptom to fix: shunt issues, ground bounce, noisy REF, and isolation saturation.

Applications — Pack Protection, Bus Metering & Precision Low-Side

Pack Protection (Main/Pre-Charge)

I-range: up to hundreds of amps; V_CM: HV bus.

Response: ≤ hundreds of µs (strategy-dependent); BW ≈ threshold window.

Notes: high-side CSA, high CMRR, dV/dt immunity; co-source REF/ADC.

Automotive / Industrial Bus Metering

I-range: tens→hundreds A; V_CM: high.

BW: tens→hundreds Hz; prioritize noise.

Notes: isolated ΔΣ → SINC; OSR↑ to trade noise; AA-RC < passband.

Precision Low-Side (Leakage/Standby)

I-range: µA→mA; V_CM: near ground.

BW: ≤ tens Hz; focus zero drift & density.

Notes: low-noise REF; periodic zero-cal; prevent GND bounce.

Isolated HV Energy Metering

I-range: mA→A; V_CM: high-voltage domain.

BW: hundreds Hz–kHz per control loop.

Notes: iso-amp or iso-ΔΣ; cross-domain clocking; latency vs protection.

Application matrix with quantitative handles for pack protection, bus metering, precision low-side, and isolated HV metering.

Still unsure which current sense amplifier IC fits your pack or bus? Submit your BOM for a 48h cross-brand recommendation.

IC Selection — How to Choose Current Sense Amplifier ICs

Selection Dimensions

VCM & safety: operational/transient common-mode and isolation need.

Output interface: voltage / current / differential / digital (SPI, I²C, ΔΣ bitstream).

Bandwidth & stability: −3 dB vs protection window; phase margin for external RC/ADC load.

Noise & drift: input noise density, offset, and temperature drift for metering accuracy.

PWM rejection & dV/dt immunity: resilience near switching nodes.

Package & layout: Kelvin-friendly pins, shunt proximity, thermal behavior.

Automotive reliability: AEC-Q100 grade, temp range, ESD, longevity.

Decide by VCM/isolation first, then output interface, then prioritize bandwidth vs noise/drift.

Use these eight axes to screen shortlists before reading datasheets.

Pack Protection

High-side CSA or isolated ΔΣ. Target high CMRR and dV/dt immunity; align bandwidth with protection window and minimize total latency.

Bus Metering

Isolated ΔΣ with higher OSR. Prioritize noise and drift; bandwidth in tens to hundreds of hertz; anti-alias RC below SINC passband.

Precision Low-Side

Low-noise, low-drift CSA; stable REF midpoint and periodic zero-cal; protect against ground-bounce and match differential RC.

Isolated HV Domain

Isolation amplifier or isolated ΔΣ. Balance isolation latency with control needs; ensure cross-domain clocking and jitter limits.

Seven Brands — Typical Lines (names only, to be datasheet-verified)

TI

INA / INA2xx / INA28x (high-side, bidirectional); AMC1xxx (isolation/iso-amp).

ST

TSC / TSZ (precision sense/front-end). VIPerSense (only relevant lines; to verify).

NXP

Isolation & current-sampling interface families (placeholder; confirm official series).

Renesas

ISL28xx (sense amps); RAA-ISOM (iso-amp); isolated ΔΣ interface (to verify).

onsemi

NCS sense families; isolation amplifier line (to verify against datasheets).

Microchip

MCP6xxx (precision op-amp front-end); isolation amp / ΔΣ link (to verify).

Melexis

Automotive current sensing families (Hall/isolated-interface related; interface-compatible only).

Note: Series names are placeholders for scope. The final product examples will be validated strictly against official datasheets.

Map each scenario to an IC type before shortlisting specific families.

Still unsure which current sense amplifier IC fits your design? We can compare TI / ST / NXP / Renesas / onsemi / Microchip / Melexis for you.

Submit your BOM (48h)

FAQs — Current Sense Amplifier ICs

Shunt • Isolation • Delta-Sigma topics covered below.

High-side vs low-side: which is better for accuracy, safety, and noise?

High-side shunt keeps the load referenced to ground and avoids ground lift, improving accuracy and EMC. It also supports bidirectional sensing easily. Low-side is cheaper and relaxed on VCM, but ground bounce can corrupt analog/communication domains. Target strong CMRR at f_SW and verify return paths.

When do I need isolated current sensing instead of a shunt CSA?

Choose isolation for high-voltage buses, separated grounds, long cables, or safety compliance. Isolation amplifiers provide analog transfer; isolated delta-sigma streams cross barriers and are decimated by SINC on the MCU. Budget propagation and decimation delays against protection windows before finalizing thresholds.

How do I set up bidirectional measurement around a REF midpoint?

Bias the output around a precise REF midpoint so positive and negative currents swing symmetrically. Co-source REF with the ADC reference, decouple locally, and align bandwidths. Calibrate zero at power-up and after thermal stabilization; log residual offset versus temperature to maintain long-term accuracy.

What’s the trade-off between CMRR and input RC filtering near PWM nodes?

Matched differential RC at the CSA inputs reduces DM↔CM conversion, protecting accuracy near switching edges. Excessive filtering can shrink bandwidth and slow protection. Place components close to pins, verify CMRR at f_SW, and ensure routing symmetry to limit imbalance-induced errors.

How do I size the shunt for power loss, temperature rise, and long-term stability?

Start from P = I²R, allowable ΔT, and required resolution. Prefer low-TCR, four-terminal metal-foil parts with Kelvin routing. Validate worst-case heating using IR imaging and thermocouples, then recheck value drift after thermal cycling to protect metering accuracy across lifetime.

How does REF noise and midpoint bias impact resolution?

REF accuracy and noise add directly to the measured code. Keep the REF noise bandwidth at or below the effective ADC bandwidth, co-source it with the ADC reference, and decouple close to the device. For low-frequency metering, prioritize low 1/f noise to preserve resolution.

What happens if my bandwidth is too high or too low?

Too high imports PWM noise and aliasing; too low hides real transients and elongates settling. Size the −3 dB point against the protection window or control loop bandwidth. Verify phase margin (≈ ≥45° target) with step response, accounting for ADC sampling capacitance and external RC.

How do I design anti-alias RC and choose SINC/OSR for a delta-sigma interface?

Place the anti-alias −3 dB slightly below the SINC passband. Increase OSR or SINC order to reduce noise, noting the latency penalty. Effective bandwidth scales roughly with f_S/(2·OSR) and filter order. Synchronize clocks across isolation to limit jitter-driven amplitude and phase errors.

MCU internal ADC vs external delta-sigma: how do I choose?

External delta-sigma offers lower noise, digital filtering, and isolation-friendly streams for metering. MCU SAR/ADC is simpler and faster for protection thresholds near the source. Consider resolution, latency, sync strategy, and domain crossings; some designs combine fast local thresholds with slower metering.

How do I suppress readout jumps caused by PWM dV/dt?

Use matched differential RC close to pins, add common-mode damping where needed, and partition power and analog grounds. Route symmetrically and avoid coupling to the switch node. Select ICs specified for dV/dt immunity and validate at maximum slew rates during worst-case transients.

What is the recommended validation script from zero to ripple and temperature drift?

Run: zero calibration → unidirectional steps → bidirectional across REF → ripple/negative step → temperature sweep. Log raw codes or delta-sigma bitstream, SINC output with OSR/order, noise spectra, operating conditions, and event timestamps. Compare symmetry, recovery time, and drift versus requirements.

How do I verify Kelvin connections on a 4-terminal shunt?

Probe sense pads directly and compare with force-pad drops under load. Mismatched readings or temperature hotspots indicate poor contact or routing. Use short, symmetric traces, guard against solder voids, and re-measure after reflow or clamp adjustments to confirm consistent Kelvin behavior.

How do I protect against common-mode over-range and fast transients?

Maintain VCM margin over nominal and fault conditions. Add input resistors and clamps sized for surge energy, and include small RC to tame edges. Characterize saturation behavior and recovery time; align protection logic so temporary clipping cannot mask a true over-current event.

How do current-sense thresholds coordinate with pack switches and pre-charge?

Sum the total latency: front-end delay + isolation propagation + SINC/OSR decimation. Window thresholds accordingly and differentiate pre-charge versus steady-state limits. Time-stamp trips, confirm symmetry for charge/discharge, and record recovery to tune nuisance-trip immunity without hiding real faults.

What are typical failure modes and quick localization steps?

Expect shunt opens or value shift, ground bounce in low-side topologies, noisy or drifting REF, and isolation saturation. Re-seat Kelvin and measure resistance, review return paths and RC symmetry, co-source REF with the ADC, and reduce gain or OSR when the isolation link overranges.

Request a Quote

Name

Email

Company

Part Number(s) / BOM

Quantity & Target Lead Time

Alternates Allowed

Temperature Grade

Package / Footprint

Compliance

Budget Window

Lot Size / Qty

Message

Attachment

Accepted Formats

pdf, csv, xls, xlsx, zip

Attachment

Drag & drop files here or use the button below.

Current Sense Amplifier ICs: Shunt, Isolated & ADC Interface

Quick Browse

Intro — When to Use Shunt vs Isolated Sensing

Architecture — High-Side, Low-Side, and Isolated Paths

A. High-Side Shunt + CSA (with REF / Bidirectional)

B. Low-Side Shunt + Op-Amp / Diff-Amp

C. Isolated (Isolation Amp / Isolated ΔΣ → Digital)

Module Chain

Working Principle — VCM, Drift, Bandwidth & Isolation Timing

VCM, Offset/Drift, Bandwidth & Stability

Bidirectional Bias (REF) / Midpoint Reference

Isolation Modulation/Decoding & Timing

ΔΣ/ADC — Sampling, SINC, OSR & Effective Bandwidth

Design Rules — Copy-Ready Engineering Checklist

Shunt Selection

PWM / Switching Noise

Bidirectional Measurement

ΔΣ / ADC Interface

Stability & Margin

Protection Linkage

Validation & Debug — Fixtures, Scripts, Logging & Failure Modes

Fixtures

Test Script (Order)

Logging

Failure Modes (Quick Checks)

Applications — Pack Protection, Bus Metering & Precision Low-Side

Pack Protection (Main/Pre-Charge)

Automotive / Industrial Bus Metering

Precision Low-Side (Leakage/Standby)

Isolated HV Energy Metering

IC Selection — How to Choose Current Sense Amplifier ICs

Selection Dimensions

Pack Protection

Bus Metering

Precision Low-Side

Isolated HV Domain

Seven Brands — Typical Lines (names only, to be datasheet-verified)

FAQs — Current Sense Amplifier ICs

Request a Quote

Accepted Formats

Attachment

Explore

Categories

Get in Touch