Intrinsic Safety Power PMIC — Definition & Context
Intrinsic Safety (IS) aims to keep electrical/thermal energy so low that ignition cannot occur in hazardous atmospheres—under normal operation and under two predictable faults. An “Intrinsic Safety Power PMIC” is the power-path building block that enforces energy limits, mitigates sparks, and cooperates with isolation barriers.
- Focus scope: low-power, energy-limited circuits for mining, oil & gas, chemical, pharmaceutical, and process control.
- Key standards (not exhaustive): IEC 60079-11, ATEX, IECEx, UL 913.
- Design variables: source limits Uo/Io/Po; allowable Co/Lo; surface temperature classes; dual-fault tolerance.
- Methods: current limiting, foldback, soft-start, fast shutdown, isolation (power & signal), diagnostics via PG/FLT.
Still unsure which intrinsic-safety PMIC fits your design? Submit your BOM (48h)
Architecture — Energy-Limited Input → Barrier → PMIC
The intrinsic-safety power path is typically partitioned into a hazardous-side energy-limited input, a barrier layer that constrains stored energy and provides isolation, and a safe-side PMIC that implements current limiting, foldback, soft-start, thermal shutdown, PG/FLT diagnostics, and downstream rail regulation.
Need a cross-brand shortlist? Submit your BOM (48h)
Working Principle — Current Limiting, Thermal, Short-Circuit & Isolation Feedback
An intrinsic-safety power PMIC enforces energy limits via current limiting/foldback, controlled start-up (dV/dt), short-circuit handling, and thermal shutdown with hysteresis, while cooperating with isolation feedback. Compared with ordinary PMICs, its behaviors are tuned to keep I²t and E = ½CV²/½LI² below ignition thresholds—even with dual faults considered.
- Current limit & foldback: holds current at ILIMIT, then reduces toward ISC in deep short to cap instantaneous power P=V·I.
- Soft-start (dV/dt): shapes Cload charging to control inrush and peak power; internal ramp or SS pin.
- Short-circuit response: fast limit + blanking; auto-retry or latch-off policy to avoid thermal runaway.
- Thermal shutdown (TSD): trip (e.g., 150–170 °C) with hysteresis; package RθJA and PCB copper affect recovery.
- Isolation feedback: PG/FLT reporting across isolation; failure of the barrier must not create an over-energy state.
Not sure which PMIC behavior matches your safety budget? Submit your BOM (48h)
Design Rules — Uo/Io/Po Limits, Energy Storage, Creepage & Clearance
Apply standards (e.g., IEC 60079-11/ATEX/IECEx/UL 913) to derive Uo/Io/Po source limits, budget external Co/Lo including cable parasitics, and control dV/dt and foldback such that E = ½·C·V² and E = ½·L·I² remain below ignition thresholds. Layout must satisfy creepage/clearance per environment and temperature class.
- Source limits: use certified barrier values for Uo/Io/Po; do not confuse with load ratings; include worst-case tolerance and dual-fault paths.
- Capacitive energy: EC=½·Ctotal·Vmax² (Ctotal= external + parasitic + cable); tame with dV/dt.
- Inductive energy: EL=½·Ltotal·Imax² (wiring + sensor coils); coordinate with fast current limit.
- Sum-power budget: multi-rail dissipation must remain inside Po; log PG/FLT as audit evidence.
- Creepage/clearance: honor pollution degree/over-voltage category/altitude; add isolation slots or coating if needed; manage RθJA.
Need a standards-aligned shortlist? Submit your BOM (48h)
Validation & Debug — Short, Thermal, Spark Energy & Two-Fault Tolerance
Build a type-test–oriented validation loop: define a test matrix, measure short/overload & I²t, verify thermal shutdown and hysteresis, prove energy limitation (½CV² / ½LI²) including cable parasitics, and demonstrate two-fault tolerance. Log PG/FLT events and waveforms to make results auditable.
- Test matrix: gas group (IIA/IIB/IIC), temperature class (T1–T6), ambient, Uo/Io/Po tolerance, cable length (Co/Lo), normal/single/two-fault.
- Short/overload & I²t: step to short, observe limit → foldback → auto-retry/latch; record peak I, I²t, PG/FLT, Po compliance.
- Thermal & TSD: worst-case thermal path; find trip & hysteresis; confirm enclosure temperature for target T-class.
- Spark energy: compute EC=½·Ctotal·Vmax2, EL=½·Ltotal·Imax2; capture connect/disconnect transients; compare with ignition bands (indicative only).
- Two-fault tolerance: inject combined faults (e.g., limiter open + barrier drift) and verify the path remains energy-limited.
- Debug hooks: instrument SW/Vout/Iload/Tcase/PG/FLT; store CSV + images; link to FMEA IDs.
Need a validation checklist tailored to your device? Submit your BOM (48h)
Applications — Mining Sensor, Process Transmitter, Medical Monitor, Pipeline Node
Four high-frequency use cases show constraints → preferred power topology → PMIC behaviors → validation focus. Use this as a shortcut to pick energy-limited architectures per scenario.
Mining Sensor Node
Constraints: long cable Co/Lo, humidity/dust, wide ambient.
Topology: loop/battery + controlled dV/dt, foldback, isolated DC/DC.
PMIC: ILIMIT, TSD hysteresis, PG/FLT telemetry.
Validate: plug/unplug sparks, two-fault bounds.
Process Transmitter (4–20 mA)
Constraints: tight power budget, EMI/ESD, isolation.
Topology: barrier + isolation + PMIC (soft-start + sum-power).
PMIC: constant current, foldback, PG/FLT.
Validate: full-scale steps, retry cycle, T-class.
Medical Monitor (Hazard Zone)
Constraints: leakage limits, reliability, surface temperature.
Topology: isolated supply + IS PMIC + low-noise LDO.
PMIC: controlled dV/dt, precise ILIMIT, latch option.
Validate: PG/FLT→MCU alarm linkage, dual-path.
Pipeline Monitoring Node
Constraints: long cables, surge/lightning, cold shock.
Topology: TVS/PTC/eFuse → barrier → PMIC → ultra-low standby.
PMIC: conservative foldback, controlled wake.
Validate: surge & brownout restart, remote service.
Want cross-brand IC options for these scenarios? Submit your BOM (48h)
IC Selection — Intrinsic-Safety–Friendly PMIC Options
Selection is scenario-driven: start from certified Uo/Io/Po, expected Co/Lo (incl. cable parasitics), required dV/dt and foldback behavior, and diagnostic/reporting needs across isolation. The cards below summarize seven brands and representative devices commonly used around energy-limited paths.
TI — BQ24350 / TPS27S100
Energy-limited front ends, loop/battery inputs, sensor path protection.
- Scenarios: loop-powered nodes, I/O line protection, hazardous-side limiter.
- Behaviors: current limit & foldback, short-response, thermal shutdown; some parts with programmable ILIMIT and soft-start.
- Topology: before/after barrier depending on approval boundary; PG/FLT logging.
- Validate: I²t trajectory, retry period, plug/unplug spark tests.
ST — STPMIC1A
Multi-rail SoC/MPU companion on the SAFE side after isolation.
- Scenarios: post-barrier power domain management.
- Behaviors: sequencing, PG monitoring; pair with external limiter for intrinsic safety.
- Topology: SAFE-side PMIC coordinating rails and diagnostics.
- Validate: sum-power budgeting, power-up order, PG/FLT records.
NXP — PF5020
Industrial controller/gateway multi-rail management.
- Scenarios: SAFE-side multi-rail regulation with isolation feedback.
- Behaviors: multiple DCDC/LDO rails, fault reporting; coordinate with front-end limiter.
- Topology: PMIC after barrier with PG/FLT to MCU.
- Validate: foldback interaction and sum-power limits; TSD hysteresis.
Renesas — RAA489204
Battery-front energy-limited paths with fine current control.
- Scenarios: hazardous-side battery input, barrier-adjacent control.
- Behaviors: programmable ILIMIT, soft-start, OVP/OCP/TSD, status pins.
- Topology: limiter near source; report PG/FLT across isolation.
- Validate: dV/dt vs. total Co (incl. cable), two-fault tolerance.
onsemi — NCV8110
Automotive/industrial rails on the SAFE side with robust protection.
- Scenarios: SAFE-side post-barrier regulation under wide temperature.
- Behaviors: stable regulation, protection features; cooperates with external limiter.
- Topology: downstream rail conditioner.
- Validate: enclosure temperature vs. T-class, short-overload recovery.
Microchip — MIC2877
Low-power nodes with controlled boost and current limiting.
- Scenarios: battery → controlled boost/limit before barrier, or SAFE-side low-noise post-regulation.
- Behaviors: soft-start, current limit, efficiency/ripple trade-off.
- Topology: energy-limited front end or quiet rail builder.
- Validate: inrush at start-up, foldback slope, plug/unplug with cable parasitics.
Melexis — MLX81109
Peripheral/lighting power and diagnostics working with IS paths.
- Scenarios: SAFE-side or post-isolation peripheral rails.
- Behaviors: controlled power with diagnostic hooks for system safety.
- Topology: complements the intrinsic-safety limiter and barrier.
- Validate: fault reporting consistency; combined-fault energy bounds.
Still unsure which intrinsic-safety PMIC fits your codec or sensor path? Submit your BOM (48h)
Disclaimer: This page provides engineering guidance only and is not an ATEX/IECEx/UL913 compliance statement. Always verify with official datasheets, evaluation notes, and certification documents for your exact product and environment.
FAQs — Intrinsic-Safety Power PMIC
Concise engineering answers (45–60 words each). Guidance only; always verify with IEC 60079-11/ATEX/IECEx/UL 913 documents and official datasheets.
What is an Intrinsic Safety Power PMIC, and how is it different from ordinary PMICs?
An intrinsic-safety power PMIC enforces energy limits so ignition cannot occur in hazardous atmospheres during normal and predictable fault conditions. Compared with ordinary PMICs focused on efficiency and ripple, IS-oriented parts prioritize current limit/foldback, controlled dV/dt, thermal protection, diagnostics, and cooperation with isolation, considering I²t and ½CV²/½LI² budgets under dual-fault scenarios.
How do ATEX, IECEx, and IEC 60079-11 relate in intrinsic safety projects?
IEC 60079-11 defines intrinsic-safety requirements and terminology (e.g., Ex ia/ib, gas groups, temperature classes). ATEX is the European regulatory framework referencing harmonized standards; IECEx is an international certification scheme. Many products target both schemes using evidence based on 60079-11 testing, but compliance is finalized through notified bodies and certification files.
How should Uo, Io, and Po be applied to a power path?
Treat Uo/Io/Po as certified source limits from the barrier or safety interface, not as the load’s operating ratings. Use worst-case tolerances for voltage, current, cable length, temperature, and aging. Validate under normal, single-fault, and two-fault conditions to ensure the downstream path remains within those limits over time.
Why is controlling dV/dt important for intrinsic safety?
Soft-start caps inrush by shaping the output voltage slope, limiting instantaneous power and the energy transferred into capacitive loads: Ec=½·Ctotal·Vmax2. A controlled dV/dt also mitigates connector-insertion sparks and overshoot. Coordinate dV/dt with foldback and total allowable Co, including cable and parasitics.
Is foldback safer than constant current for short circuits?
Constant current caps I but may keep high V across a fault. Foldback reduces current as Vout collapses, lowering instantaneous power P=V·I and I²t, easing thermal stress and spark risk. Choose slopes that satisfy functionality during brownouts yet remain comfortably below ignition-energy bands in worst cases.
How do I calculate energy from external capacitance and wiring inductance?
Use Ec=½·Ctotal·Vmax2 and El=½·Ltotal·Imax2. Ctotal includes external capacitors, PCB/wiring parasitics, and cable capacitance; Ltotal includes wiring plus sensor coils. Evaluate at maximum credible V/I and compare against the applicable ignition-energy bands for the target gas group.
Where should the isolation barrier be placed relative to the PMIC?
Power and signal isolation often sit between hazardous and safe zones. The PMIC may live before or after the barrier depending on certification boundaries and measurement needs. In all cases, faults across the isolation interface must not defeat energy-limiting behavior; report PG/FLT across isolation when possible.
How do I demonstrate two-fault tolerance in practice?
Define combined fault sets—e.g., limiter open plus isolation drift, or thermal sensor failure plus short. Inject faults intentionally, then verify current limit, foldback, or shutdown keep energy within bounds. Record waveforms, PG/FLT logs, enclosure temperatures, and recovery behavior as traceable evidence mapped to your FMEA.
How do I ensure enclosure temperature satisfies a target temperature class?
Test at worst-case ambient and power dissipation with minimal airflow and minimal copper. Track Tj and case temperature, trigger TSD cycles, and verify hysteresis. Use copper spreading, thermal vias, and coatings as needed so outer surfaces remain within the specified temperature-class limits.
What is special about power budgeting for two-wire 4–20 mA transmitters?
Total available power is tight; sum all rails and transient overheads. Coordinate soft-start, foldback, and protocol bursts so instantaneous P never exceeds Po. Validate with full-scale steps, line variations, and long cables to confirm normal and retry cycles remain energy-limited.
How should I evaluate sparks during plug/unplug or contact bounce?
Capture connect/disconnect transients with suitable bandwidth and differential probes. Estimate energy envelopes against indicative ignition bands; then reduce by dV/dt control, current limit, and layout minimization of Co/Lo near contacts. Use representative cables and environmental preconditioning during tests.
What are common misunderstandings around Co/Lo versus Uo/Io?
Co/Lo describe the allowable external capacitance/inductance the source can safely drive; they are not the same as the source limits Uo/Io/Po. Designers sometimes size loads from Uo/Io values alone, missing cable parasitics and temperature drift. Always budget Co/Lo with worst-case margins.
Which events should PG/FLT logging capture for audits?
Record limit onset, foldback entry, TSD trips and recoveries, retry/latch decisions, peak current and I²t, and any isolation-side anomalies. Keep timestamps, environmental conditions, and firmware versions. Tie each experiment to the FMEA ID and test-matrix cell for clear traceability during certification reviews.
How do lab pre-checks align with type testing?
Build a matrix across gas groups, temperature classes, ambients, cable lengths, and Uo/Io/Po tolerances. For each cell, define steps, pass/fail criteria, and evidence: waveforms, temperatures, and logs. Archive results and link them to risk analyses so notified bodies can follow your reasoning directly.
Resources & CTA
Still unsure which intrinsic-safety PMIC fits your design?
Still unsure which intrinsic-safety PMIC fits your design? Submit your BOM for a 48h cross-brand recommendation.Cross-brand shortlist in ~48 hours. No attachments or downloads on this page.
