

Isolated Driver Timing Checklist

- Probe: PRI gate, SR gate, Vds, Vout
- Measure: Δt_{off} lead, non-overlap
- Limits: i_{inrush} , ΔV budget, UVLO
- Stress: T_{min}/T_{max}, max Cload, load steps