External Hearing Aid & Cochlear Processor Architecture
← Back to: Medical Electronics
This page explains how external hearing aids and cochlear sound processors turn sound into stable, natural listening by balancing noise floor, latency, feedback control, ultra-low-power state machines, secure wireless programming, and reliable charging. It also shows how to verify and produce consistent units using measurable metrics and traceable production tests.
H2-1 · Definition & product split (external boundary & form factors)
This page focuses on the external device only: how acoustic input becomes a clean, low-latency audio output using an ultra-low-power (ULP) audio SoC, plus wireless tuning, battery/PMIC, and charging. The implant internal stimulation path is intentionally out of scope.
- Hearing aids (RIC / BTE / ITE): microphone(s) + audio DSP + receiver (mini speaker), extreme ULP, tight EMI control.
- External cochlear sound processors: similar audio chain, but output includes a coil interface on the external side (link boundary shown in the figure).
- Shared external blocks: wireless programming/tuning, secure configuration, battery + PMIC, and a charging cradle.
H2-2 · Audio signal chain basics (noise, headroom & dynamic range)
A “clean” hearing experience is engineered by controlling noise floor (EIN), headroom (clipping margin), and distortion (THD) along the path from microphone to digital audio. The key system skill is gain staging: raising small signals above noise without letting loud transients saturate any stage.
- Mic interface: ECM needs bias + low-noise LNA; PDM needs clean clocking and consistent multi-mic timing.
- Noise → perception: higher EIN raises audible hiss in quiet scenes and reduces speech contrast.
- Headroom: check where clipping happens first (LNA, filter, ADC, or decimator), then re-balance gain.
- Current budget: ULP targets are met via mode switching (quiet / normal / noisy) rather than “one fixed” power state.
H2-3 · Mic-array & beamforming (benefits, requirements, tradeoffs)
Multi-mic arrays (2/3/4 mics) are used to improve directionality, reduce wind and ambient noise, and switch strategies between near-field and far-field talkers. The gain is only real when the channels are time-aligned and phase-consistent.
- Sync: shared clock, sample alignment, and PDM phase/time-slot correctness across channels.
- Error sources: mic sensitivity mismatch, acoustic port geometry, and temperature drift.
- Measurable outcomes: directivity index, front-to-back ratio, and wind-noise scenario improvement.
H2-4 · DSP pipeline (clarity with low latency)
A practical DSP chain is organized as a latency-budgeted pipeline. More aggressive processing often increases buffering and window length, so the design goal is to keep end-to-end latency stable while improving speech clarity.
- End-to-end latency: mic → output must stay within a tight budget to feel natural.
- Latency jitter: delay should not jump with mode changes or compute load.
- Mode consistency: quiet/normal/noisy profiles should keep timing and sound stable.
H2-5 · Feedback & occlusion management (howling & occlusion risk)
Acoustic howling is a closed-loop stability problem: receiver output leaks back to the microphone and becomes positive feedback at certain frequencies. Fit style (open-fit vents vs sealed tips) and real-world coupling changes (phone-to-ear, hats, masks) can shift the leakage path and quickly reduce stable gain margin.
- Stable gain margin: maximum usable gain before self-oscillation in typical fits and use cases.
- Fit change sensitivity: loose fit, tip change, or ear mold shift can invalidate the current leakage model.
- Interaction: gain and EQ changes can push narrow bands over the stability edge; FBC must track without audible artifacts.
H2-6 · Output stage (receiver / coil interface drive & protection)
The output stage determines battery life, noise floor, and EMI risk. Hearing aids typically drive a micro receiver using Class-D (efficiency) or Class-AB (low-noise simplicity). External cochlear processors add an external coil interface where power and thermal limits must be managed; only the external interface is covered here.
- OC / OT: over-current and over-temperature protection prevent battery collapse and hot spots.
- Open-load: detect receiver disconnect or poor contact to avoid erratic audio.
- Pop/click control: soft-start and ramped mode changes reduce audible transients.
H2-7 · Power architecture (ULP is a state machine, not a slogan)
Battery life is determined by time-in-state × current-per-state. A low-power SoC helps, but real endurance comes from power domains, wake paths, and predictable transitions that keep high-current blocks off unless needed.
- Zn-air (primary): tighter voltage headroom and transient limits; peak loads (RF, loud output) must be carefully shaped.
- Li-ion (rechargeable): wide voltage range and charge/thermal considerations; “use while charging” must stay stable.
- Multi-rail domains: keep AFE/DSP/RF/Memory independently switchable; leave only a minimal always-on controller active.
- Clock & compute scaling: reduce sample rate and algorithm complexity by scenario; avoid constant “worst-case” processing.
- Event-driven RF: radio stays off until programming/streaming is requested; short, controlled connection windows.
- Sensor wake: button/fit/motion events trigger wakeups; avoid periodic polling when possible.
- Average current: the primary driver of days-per-battery.
- Peak current: determines brownout risk and audible artifacts during RF bursts or loud output.
- Standby current: sets shelf-life and “all-day” usability for low-activity users.
- Daily model: split a day into Standby/Active/Streaming(or Programming)/Charge (if applicable) to estimate endurance.
H2-8 · Wireless programming & secure provisioning (reliable, compliant, non-abusable)
Programming links must deliver two guarantees on the device side: reliability (resume and rollback instead of bricking) and security (authorized changes with protected keys and traceable logs). This section focuses on device-side configuration, tuning, and firmware update (DFU) behavior only.
- Dropout recovery: reconnect and resume at a known step; avoid partial writes to critical settings.
- Compatibility gates: validate model/variant and version constraints before applying new profiles or firmware.
- Rollback triggers: automatically revert on boot fail or health fail after commit.
- Secure pairing: prevent unauthorized access; establish trust before any privileged operation.
- Key protection: store long-term secrets in a secure element / key store when available.
- Authorization model: separate clinician-level tuning from end-user changes (conceptual role tiers).
- Audit trail: record “who changed what and when” for traceability and safe servicing.
H2-9 · Charging system (dock/cradle experience drives returns)
Charging failures are rarely a simple “won’t charge” problem. Real-world returns are driven by intermittent contact, moisture corrosion, ESD events, and misalignment that create unpredictable behavior. A robust dock system must tolerate daily handling, sweat exposure, and repeated open/close cycles while keeping temperature and charge termination under control.
- Contact charging: simpler and efficient, but sensitive to contact resistance, oxidation, and contamination.
- Inductive charging: alignment and foreign-object risk dominate; efficiency and temperature headroom must be managed.
- Contact & corrosion: avoid “charge/no-charge flapping” caused by unstable dock detect or rising resistance.
- ESD robustness: insertion and touch events must not reset the charger control logic or corrupt status reporting.
- Magnetic alignment: magnets help, but correct electrical alignment still needs detection and gating.
- Charge-while-use limits: streaming/programming or loud audio can raise temperature; firmware must apply safe mode limits.
- Charge time: time-to-usable and time-to-full, including recovery from brief contact dropouts.
- Thermal rise: dock and device temperature under typical ambient and “charge while use” scenarios.
- Termination accuracy: stop conditions must be stable; trickle strategy should avoid long-term heating.
- Lifecycle: lid open/close and contact wear points (repeatability and intermittent failure rate).
H2-10 · EMI/ESD & acoustic integrity (small volume system traps)
The most common small-form failures come from RF bursts, charger switching noise, and Class-D edges coupling into the microphone front-end. At the same time, openings and waterproof meshes can shift acoustic response and create batch-to-batch inconsistency. This section focuses on external-device integrity: preventing noise floor lift, intermittent pops, and touch-induced interference.
- RF: time-slotted bursts can produce intermittent artifacts if coupling reaches sensitive analog nodes.
- Charger: ripple and phase changes can ride on rails and elevate the input-referred noise floor.
- Class-D: fast edges and high di/dt drive return currents that can contaminate ground and supply references.
- Noise floor lift: persistent hiss increase correlated with RF/charge states.
- Intermittent pop: short bursts during reconnect, insertion, or charger transitions.
- Touch/button injection: user interaction triggers spikes that leak into mic/ADC paths.
- Acoustic drift: openings and meshes change response; assembly tolerance affects external consistency.
H2-11 · Verification & production test (turn “sound quality” into metrics)
Production consistency is achieved when subjective listening outcomes are mapped to repeatable measurements, stable calibration constants, and traceable records. The goal is not a “one-time functional check”, but a line-ready flow that links serial number, calibration, keys/firmware, and test logs into one closed loop.
- EIN (input-referred noise): converts “hiss / noise floor lift” into a number. A fixed configuration (gain, bandwidth, weighting, coupler) is required for meaningful comparison.
- THD (distortion): captures “harsh / broken” sound near high output. Consistent stimulus level and mode are critical to avoid false fails.
- Frequency-response deviation: targets batch-to-batch “thin/muffled” shifts. Production focuses on relative deviation and consistency, not deep acoustic modeling.
- Max output (e.g., OSPL90, named only): ensures limiter behavior and maximum output capability remain consistent across units.
- Link stability: count drops and reconnects within a fixed time window under a defined configuration.
- Reconnect behavior: confirm recovery time and capture failure codes for diagnosis (not just “pass/fail”).
- Upgrade (DFU) success rate: record success/failure stage (transfer / verify / commit) for yield tracking.
- Power-loss recovery: simulate a mid-operation interruption and verify the device returns to a safe, recoverable state.
- Alignment tolerance: verify stable charge entry across allowed XY offset (concept-level tolerance window) and log misalignment events.
- Thermal rise curve: check not only peak temperature but phase transitions (early/steady/termination) and capture “rate-of-rise” hints.
- Cycle strategy: production uses sampling/audit plans; logs should remain SN-linked for long-term field analysis.
- Calibration: store device-specific constants (e.g., mic sensitivity/gain trims, output alignment trims) and bind them to SN.
- Provisioning: write keys/pairing data and lock the firmware version record for auditability.
- Closed-loop logging: each step outputs PASS and a small set of record fields to support yield analysis and returns diagnosis.
H2-12 · BOM blocks & selection logic (method + example P/Ns)
Component selection is most reliable when each block is driven by a short set of non-negotiable questions. The lists below provide selection logic plus example part numbers to serve as starting points (not a generic “shopping list”).
- Must-answer questions: PDM vs analog output? Number of mics (2/3/4)? Required channel sync/phase? Current budget in always-on mode?
- Selection logic: array benefit is limited by matching and mechanical openings; prefer stable, well-characterized mics and keep per-unit calibration hooks.
- Example P/Ns: Knowles SPH0645LM4H-1 · TDK InvenSense ICS-41350 · ST MP34DT06JTR
- Must-answer questions: external ADC needed or SoC PDM interface is enough? Channel count and sync? Target EIN/DR versus power?
- Selection logic: define gain split (front-end vs ADC full-scale) to protect headroom while keeping noise floor stable across units.
- Example P/Ns: TI TLV320ADC3140 · TI TLV320ADC6140 · ADI ADAU1979
- Must-answer questions: algorithm budget (WDRC/NR/BF/FBC/EQ/LIM) → MIPS/RAM? Sleep/standby current targets? Integrated BLE required?
- Selection logic: optimize for the dominant operating states (standby vs active vs streaming/programming), not only peak compute.
- Example P/Ns: Nordic nRF5340 · Nordic nRF52840 · Qualcomm QCC5125 / QCC5141
- Must-answer questions: what must be stored (Cal constants, configs, logs, firmware image)? write frequency and endurance? Unique ID needed?
- Selection logic: reserve stable storage for calibration and trace logs; DFU reliability improves with clear versioning and integrity checks.
- Example P/Ns: Winbond W25Q64JV · Macronix MX25R6435F · Microchip 24AA02E64
- Must-answer questions: BLE-only vs additional features? burst behavior impact on audio chain? required reconnect robustness?
- Selection logic: prioritize predictable burst profiles and strong link-layer recovery to reduce intermittent pops during reconnection windows.
- Example P/Ns: TI CC2642R · NXP KW38
- Must-answer questions: battery type and range? power-path needed for “charge while use”? NTC/thermal input required? termination behavior?
- Selection logic: dock returns often trace to thermal and contact instability; choose a charger strategy with clear modes, logging hooks, and stable termination.
- Example P/Ns: TI BQ25120A · TI BQ25155 · Microchip MCP73831
- Must-answer questions: efficiency priority (Class-D) vs noise floor priority (Class-AB)? required OC/OT/open-load detection? pop/click suppression needed?
- Selection logic: define protection and ramp behavior so that contact events and mode switching do not create audible artifacts.
- Example P/Ns: TI TPA2013D1 · Cirrus Logic CS35L41
- Must-answer questions: how to detect dock/alignment (Hall/contact)? is motion-based wake needed? is touch/button sensitivity an EMI risk?
- Selection logic: sensors should support a deterministic power state machine; avoid “always-on” blocks that dominate average current.
- Example P/Ns: TI DRV5032 · Bosch BMI270 · ST LSM6DSOX · Microchip CAP1206
- Must-answer questions: where do keys live? is hardware isolation required? is signed DFU verification required? how is provisioning logged per SN?
- Selection logic: provisioning should be a production step with audit trails; prefer a device that simplifies key injection and attestation.
- Example P/Ns: Microchip ATECC608A · NXP SE050
- Must-answer questions: which touch/connector nodes are ESD entry points? required channel count? allowable capacitance on sensitive lines?
- Selection logic: protect where users touch and insert; stable behavior under ESD improves production yield and field reliability.
- Example P/Ns: TI TPD1E05U06 · TI TPD4E05U06
H2-12 · FAQs × 12 (Hearing Aid / Cochlear — External)
These FAQs focus on the external processor and its device-side audio, power, wireless programming, charging, and production consistency. Implant stimulation details are intentionally out of scope.