123 Main Street, New York, NY 10001

Submit Your BOM

CM Range vs Headroom Planning (INA Vref & Rail Margin)

CM Range vs Headroom Planning (INA Vref & Rail Margin)

← Back to:Instrumentation Amplifiers (INA)

CM range vs headroom planning is about keeping the INA and ADC inside the guaranteed linear voltage window—not about CMRR. Set VREF/common-mode anchors using worst-case ICMR@gain and output swing under real load, then verify with corner sweeps and recovery tests so rails and transients never consume the margin.

What “CM range vs headroom” really means

This topic is not about “CMRR”; it is about whether the INA stays inside its linear voltage window under real supply, reference, and load conditions.

The practical objective is to set VREF/VOCM and margins so both the input stage and the output stage remain away from the rails during worst-case common-mode and signal swings.

The core variables (keep everything else out)

Input domain

  • VIN_CM — the sensor/wiring common-mode level that can drift and step
  • VID — the differential signal you want to amplify (including fault/overrange)

Transfer + output domain

  • G — gain setting that reshapes both usable input CM range and output headroom
  • VREF/VOCM — the adjustable anchor that centers the output inside the linear window
  • VOUT_SWING — guaranteed output swing limits vs load (not “typical”, not no-load)
  • LOAD — ADC input network / filter / cable load that shrinks swing and adds recovery stress
  • VSUPPLY — real rails including tolerance, drop, and temperature corners

Key separation: input common-mode is a condition the front-end must tolerate, while output common-mode is the anchor (VREF) that decides where the amplified signal lands.

The operational model (no theory, just bookkeeping)

  • Convert VIN_CM + VID into the two input pin voltages (worst-case corners).
  • Map the desired output around the anchor: VOUT ≈ VREF ± (G·VID)/2 (use the device’s definition of differential polarity).
  • Check both constraints simultaneously: ICMR must hold at the input, and VOUT_SWING must hold at the output under real LOAD.

If either side loses margin, distortion often appears before visible clipping; and recovery behavior can dominate even when DC limits look “fine”.

CM range vs headroom planning: rails, VREF anchor, and linear output window Shows VS+ and VS− rails, the output linear window away from rails, a VREF anchor, and an input common-mode VIN_CM marker to emphasize input vs output domains. Domains VIN_CM Input condition VREF Output anchor VS+ VS− VOUT_linear_window VREF Plan margins so both input stage and output stage stay inside the window.

Field symptoms: how headroom failures show up

Headroom issues rarely announce themselves as “clean clipping”. In practice, distortion and recovery behavior often degrade first, especially under real loads and common-mode steps.

This section classifies symptoms into headroom gap types (input stage, output stage, or reference anchor) and provides the minimal checks that keep troubleshooting on-topic.

Symptom → headroom gap type → minimal check

A) Near-rail distortion before obvious clipping

  • Headroom gap: output swing margin shrinking under real LOAD
  • Minimal check: compare waveform quality at mid-scale vs near-rail; repeat with the real ADC/filter connected

B) Output clips or “sticks” and does not return quickly

  • Headroom gap: output stage overdrive + insufficient margin to recover (often worsened by capacitive load)
  • Minimal check: step VID to force overrange, then measure time-to-linear (recovery) at the output

C) Common-mode step causes long settling or baseline shift

  • Headroom gap: input stage or internal nodes overdriven by CM step even when DC range “looks OK”
  • Minimal check: apply a controlled VIN_CM step (keep VID small) and measure output recovery time

D) “Weird” offset shifts that track VREF wiring or source changes

  • Headroom gap: reference anchor path is weak (high impedance, injected noise, or unintended loading)
  • Minimal check: probe VREF node under dynamic conditions; verify it stays stiff and within the planned window

Rule of thumb: if performance changes dramatically when the output is moved closer to a rail (or when the real ADC/filter is attached), treat it as a headroom-first problem until proven otherwise.

Field symptoms mapped to headroom gap types Two-column layout: simplified waveform symptom icons on the left and corresponding headroom gap categories on the right, connected by arrows for quick diagnosis. Symptom (observable) Headroom gap type Near-rail distortion Output swing margin (LOAD-dependent) Clipping / stuck Output overdrive + slow recovery CM step → long settle Input stage headroom (dynamic) Baseline shifts VREF anchor path (stiffness) Use symptoms to choose the right headroom check before changing architecture or layout.

The headroom budget: a minimal, reusable voltage ledger

The minimal 3-step budget (use on every design)

Step 1 — Convert (inputs → pin voltages)

Convert VIN_CM and VID into the two input pin voltages at worst-case corners:

VIN+ = VIN_CM + VID/2
VIN− = VIN_CM − VID/2

Corner rule: VID must include startup, fault, and overrange events—not only the normal signal.

Step 2 — Map (gain + anchor → ideal output window)

Anchor the output around VREF/VOCM. For many single-output INAs, a useful planning form is:

VOUT ≈ VREF ± (G · VID)/2

The polarity and exact factor depend on the device definition; budgeting should use the device’s stated transfer function.

Step 3 — Compare (ideal output → guaranteed swing vs load)

Compare VOUT_min/max against datasheet VOUT_swing_high/low under the real LOAD:

Headroom_high = VOUT_swing_high − VOUT_max
Headroom_low = VOUT_min − VOUT_swing_low

Pass requires both margins to be positive and above the chosen guardband, at the worst-case supply and temperature.

Worst-case is not one number (what must be “booked”)

  • VSUPPLY: use minimum rails after tolerance and drop, not nominal.
  • Temperature: swing and ICMR often tighten at hot/cold corners.
  • LOAD: ADC inputs, RC/AAF networks, and cable loads can shrink swing and stress recovery.
  • Output current: if swing is current-limited, source/sink limits become the true swing limit.
  • Events: include CM steps, startup transients, and overrange/abuse cases in VID and VIN_CM.

A “passes on paper” budget usually fails because one dependency was assumed fixed: temperature, load, or supply corners.

Budget table fields (copy/paste into a design ledger)

Inputs

  • VIN_CM_min / VIN_CM_max
  • VID_pk_min / VID_pk_max (include overrange)
  • VIN+_min/max, VIN−_min/max (derived)

Configuration

  • G_nom, G_tol, G_drift
  • Polarity definition (device-specific)
  • VREF_nom, VREF_tol, VREF drive method

Compliance (guaranteed)

  • VOUT_swing_high(LOAD, TEMP)
  • VOUT_swing_low(LOAD, TEMP)
  • ICMR_min/max( G, VS, TEMP )

Derived + decision

  • VOUT_min / VOUT_max (derived)
  • Headroom_high / Headroom_low
  • Guardband target (system-defined)
  • Corner ID + Pass/Fail

Corner rules (to keep the ledger honest)

  • Use VS_min with TEMP_worst and LOAD_real.
  • Pull swing limits from the datasheet under the same load class (do not assume no-load swing).
  • Budget must pass two gates: ICMR at the input pins and VOUT swing at the output.
  • Choose a guardband that matches the system goal (linearity/recovery), then enforce it at all corners.
Headroom Budget Ledger Flowchart showing Inputs to Transform to Compare to Pass/Fail window for reusable headroom budgeting. Inputs VIN_CM, VID, G VREF, VS, LOAD Transform VIN+/VIN− corners VOUT_min/max Compare ICMR gate Swing gate (LOAD) Window Headroom Pass/Fail Checklist: VS_min + TEMP_worst LOAD = real ADC network VID includes faults Gate 1: ICMR @ VIN+/VIN− Gate 2: Swing @ LOAD PASS Use the ledger to produce a defensible window, not a “typical” point estimate.

Input CM range is gain-dependent: how to read ICMR correctly

Many INAs do not provide a single fixed “ICMR range”. As gain increases, internal node swing requirements typically increase, so the usable input common-mode window often narrows.

Treat ICMR as a window under stated conditions (gain, supply, temperature, and output conditions), then feed that window into the ledger from the previous section.

Two common datasheet forms (and how to use them)

A) “ICMR vs Gain” table

  1. Pick the row for the intended G (or bracket between nearest gains).
  2. Confirm conditions: VS, VREF, RL, TEMP.
  3. Use guaranteed min/max, not typical.
  4. Check both pins: VIN+ and VIN− must remain inside the window at all corners.

B) “ICMR vs VCM” curve (sometimes split by gain)

  1. Select the curve for the correct supply mode (single/dual) and gain.
  2. Read the allowed region, not a single point.
  3. Align conditions with output requirements: if output swing tightens under load, the practical ICMR window can effectively tighten.
  4. Close the loop: the ledger must pass both ICMR and output swing gates at the same corner.

Dangerous misreads (common ways budgets fail)

  • Using typical plots as if they were guaranteed limits.
  • Ignoring temperature corners where swing and ICMR can tighten.
  • Checking ICMR but forgetting output swing vs load (both gates must pass).
  • Assuming VREF is “free”: a weak reference anchor can shift the effective operating point.
  • Ignoring extra drop from input protection networks under large CM or surge conditions.

Practical rule: ICMR must be validated at the same corner used for output swing (VS, TEMP, LOAD, VREF).

ICMR window narrowing with gain (abstract) Abstract chart with gain on the x-axis and allowed input common-mode window on the y-axis; shaded guaranteed region narrows at higher gain. Gain → VIN_CM window Low Mid High Guaranteed region Higher gain → narrower window Always align ICMR with VS, TEMP, VREF, and output swing/load conditions.

Output swing/headroom is load- and filter-dependent

Why swing “shrinks” on the real board (stay on headroom)

A) Resistive load → more output current → less compliance

As RL decreases, the output stage must source/sink more current. Guaranteed swing limits often tighten because compliance is current-limited.

Ledger action: use VOUT_swing_high/low at the real RL (not no-load).

B) AAF/RC networks can shift the DC anchor

Series resistors and bias paths create DC drops (bias-current × resistance, leakage paths). The output center can move, spending headroom on one side.

Ledger action: book DC shift terms before checking headroom.

C) ADC input behavior is harsher near the swing edges

Sampling inputs and common-mode constraints can make the edge region more sensitive. A window that “looks OK” at mid-scale may degrade near rails.

Ledger action: treat the ADC interface as a load corner, not an afterthought.

When swing must be taken at worst-case load (decision rules)

  • If the output drives any RC/AAF or a defined external network, swing must be checked under that network.
  • If the interface requires meaningful source/sink current, swing must be checked under worst-case current conditions.
  • If the backend is a sampling ADC (switched-cap input), include “ADC connected” as a load corner.
  • If the design uses near-rail codes (tight range), use guaranteed swing (not typical) at VS_min and TEMP_worst.
  • If temperature or supply corners exist, align swing conditions with the same corner ID used for ICMR.

Practical check: compare near-rail performance with and without the real ADC/AAF attached; large deltas indicate load-driven swing shrink.

Output swing shrink with load realism (nested windows) Three nested swing windows: no-load (largest), resistive load (smaller), and capacitive or dynamic load (smallest), illustrating headroom loss. Output swing window VS+ VS− No-load RL load CL / dynamic Meaning Biggest window Real RL Dynamic edge More realism → less margin

Setting VREF/VOCM: choose the anchor, not the average

VREF/VOCM is the output anchor that allocates headroom on both sides of the swing window. It must satisfy the output swing window and the input ICMR window at the same corner.

The correct target is the safe zone that preserves linearity and recovery, not the “average” of the ADC range.

Executable rules (single-supply and dual-supply)

Single-supply (VS− = ground)

  • Center the output around the guaranteed swing window, not around ideal rails.
  • Verify VIN+/VIN− corners remain inside ICMR at the same corner used for swing.
  • Use ADC range utilization as a constraint, but preserve margin first (distortion often appears before clipping).

Dual-supply (VS±)

  • VREF can be 0 V or mid-supply only if both gates pass (ICMR and swing).
  • If corners tighten, shift VREF into a safe zone rather than forcing near-rail operation.
  • Confirm the ADC’s required input common-mode aligns with the chosen VREF/VOCM target.

REF pin requirements (stiff anchor engineering)

Avoid: high-impedance divider directly into REF

A weak REF node can be shifted by bias/injection and unintended loading, moving the anchor and spending headroom on one side.

Prefer: low-impedance reference or buffered VREF

Keep the anchor stiff and local; route REF as a clean node with a clear return path and minimal loading.

Typical failure modes of a mis-set VREF: early near-rail distortion, wasted range, slow recovery after overrange, and baseline shifts.

VREF target picker (anchor selection) Decision tree: choose single vs dual supply, confirm swing margin and ADC range constraints, then verify ICMR gate and output a recommended VREF zone. Supply mode Single / Dual Swing margin Tight / Ample ADC constraint Range / CM req. ICMR gate VIN+/VIN− corners must pass Recommended VREF zone Place VREF inside the safe swing window Center swing Protect margins REF stiff

Single-supply patterns: mid-rail, level shift, and ratiometric tricks

Single-supply reality (what these patterns solve)

  • Output swing is often not symmetric to the rails under real load and temperature corners.
  • VREF/VOCM is the controllable anchor that allocates headroom on both sides of the window.
  • “Near-ground” requirements must be handled as a window placement problem, not as a CMRR problem.

Workflow: find the real swing window under LOAD → place VREF in the safe zone → re-check ICMR and headroom at the same corner.

Cookbook templates (when to use + risk points)

1) Mid-rail VREF (buffered)

Use when: the signal must swing both directions and needs balanced headroom.

Risk: a weak REF node shifts the anchor and silently spends headroom on one side.

2) Level shift / offset injection

Use when: the ADC range is asymmetric or one edge is margin-limited.

Risk: offset paths create DC shifts (bias/leakage) that move VOUT_min/max.

3) Ratiometric tie (reference follows excitation)

Use when: the measurement is ratio-based and drift cancellation is desired.

Risk: ratiometric tying does not fix headroom; ICMR and swing must still pass.

4) Near-ground hint: pseudo-ground / small negative rail

Use when: the low-side headroom deficit persists at corners.

Risk: added rails or virtual grounds introduce complexity; treat this as a last step (see next section).

Single-supply cookbook (patterns) Four small block diagrams: VREF buffer, offset injection, ratiometric tie, and pseudo ground for near-ground coverage. Single-supply cookbook Place the anchor, then re-check ICMR + swing VREF buffer VREF Buffer to REF pin Offset injection VREF Offset shift anchor Ratiometric tie Excitation ADC REF Tie Pseudo-ground VNEG Window Shift down

Extending headroom: supply, range, or part choices (decision logic)

Start with a quantified deficit (use the ledger output)

Use the headroom ledger to classify the failure as low-side deficit, high-side deficit, ICMR gate fail, or dynamic edge fail. The choice of expansion lever depends on which gate fails and by how much.

Rule: change the smallest lever that turns a failing corner into PASS.

Expansion levers (recommended order)

1) VREF & range / gain (move the operating point)

Shift VREF into the safe zone, reduce gain, or limit the signal range so VOUT_min/max stays inside guaranteed swing.

Tradeoff: resolution / range utilization.

2) Part choice (wider ICMR / stronger output compliance)

Choose an INA with better output swing under load, wider ICMR at the required gain, or faster overload recovery.

Tradeoff: Iq / drift / cost.

3) Supply expansion (small negative rail / charge pump)

Add a small negative rail or charge pump only when near-ground coverage is mandatory and the first two levers cannot pass corners.

Tradeoff: noise / EMI / complexity.

Ordering rule: adjust VREF/range first → then consider part capability → add negative rails last.

Headroom expansion levers Three sliders for VREF and range, part choice, and supply expansion with headroom gain indicator and side effect tags for noise, power, and cost. Headroom expansion levers Turn the smallest lever that makes all corners PASS VREF & Range Recommended first Part choice Capability trade Supply Last resort Headroom gain ↑ if lever turns Side effects Noise Power

Common-mode steps & overload recovery: headroom’s hidden killer

Why this needs its own chapter (not the same as static ICMR)

Many systems do not fail by slowly approaching a rail. They fail when VIN_CM jumps and internal nodes briefly overdrive, even if the static ICMR tables look safe. The practical limiter becomes recovery time: how fast the signal returns to the linear window.

This is a headroom problem: internal overdrive → output clip/shift → time-to-linear.

What to watch during a CM step (minimal, actionable)

1) Output leaves the linear window

Look for clipping, flattening, or a baseline shift right after the CM transition. Edge regions are typically more fragile than mid-scale.

2) Recovery time dominates dynamic accuracy

The key metric is t_recover: time from the step to when VOUT re-enters and stays inside the linear window.

3) Measure at the worst corner

Repeat under VS_min, TEMP_worst, and real LOAD (AAF + ADC), not only no-load.

Pass criterion (timing-aligned)

Pass if t_recover < X, where X is set by the system sampling/control period minus the settling budget.

CM step → internal overdrive → recovery time Three waveforms: VIN_CM step, VOUT clipping and recovery, and a recovery window with a t_recover marker and pass criterion placeholder. CM step and recovery timing Overdrive can occur even when static ICMR looks safe VIN_CM step VOUT clip Recovery window time Linear window t_recover Pass: t_recover < X

Verification plan: how to prove you have enough headroom

Verification is a window-mapping exercise: map where the chain stays linear under corners, then prove recovery meets timing and the window holds under real load (AAF + ADC).

Reusable test script blocks (no instrument encyclopedia)

A) Static: sweep VIN_CM × VID × Gain to draw the usable window

  • Choose a grid or adaptive sweep around predicted edges from the ledger.
  • Record the boundary where distortion/collapse or clipping appears.
  • Export the “PASS polygon” as the usable operating window.

B) Dynamic: CM-step and differential-step recovery

  • Apply a defined CM step at an edge-case operating point.
  • Measure t_recover until VOUT stays inside the linear window.
  • Use the system sampling period to set the PASS timing budget.

C) Load realism: repeat under no-load and real AAF + ADC load

  • Measure swing window with outputs lightly loaded (reference baseline).
  • Attach the real AAF + ADC interface and re-map the edge region.
  • Flag any window shrink that violates the headroom ledger margins.

Production minimum set (2–3 points to catch headroom risk)

  • One low-edge operating point (most common headroom failure).
  • One high-edge operating point (opposite swing corner).
  • Optional: one CM-step recovery point if the system has known CM transients.
Test matrix (corners, not full coverage) Matrix with axes VCM and VID, highlighted corner points, and side tags indicating Gain and Load as stacked conditions; includes a must-test corner list. Test matrix Sweep selectively and pin down corners VCM VID Corner Corner Corner Corner Stacked conditions Gain: G1 / G2 Load: NL / RL Must-test • Low-edge corner • High-edge corner • Optional CM-step

Application mini-patterns (headroom-only templates)

These templates are not application primers. Each card provides a reusable headroom checklist: Known → VREF anchor → Corners → Failure traps, plus concrete starter part numbers.

Bridge single-supply
Known
  • VID is small, but include VID_peak (overload/transient).
  • VIN_CM sits within a practical wiring window (not a lab-only value).
  • Load must include real AAF + ADC input behavior (not “no-load”).
VREF anchor

Place VOUT within the guaranteed swing window under real load, then reserve guardband for VID_peak and recovery.

Corners (must-pass)
VS_min TEMP_worst LOAD_real VID_peak
Failure traps (headroom-only)
  • VREF set from “typical no-load swing” → end-points clip at corners.
  • Overload recovery ignored → output returns late to linear window.
Example BOM starters (part numbers)
  • INA (precision): TI INA826, TI INA828
  • INA (zero-drift / DC): TI INA333, ADI AD8237
  • VREF buffer (low-Z anchor): TI OPA333
  • Reference (quiet anchor source): ADI ADR4550
High-side shunt high VIN_CM
Known
  • VIN_CM may be tens/hundreds of volts while VS is low-voltage.
  • VID is small; G selection pushes internal headroom limits.
  • Many systems fail on CM steps (PWM, switching edges), not on DC.
VREF anchor

Anchor VOUT to the low-voltage domain swing window. Request guaranteed behavior at the required VIN_CM, G, and real load.

Corners (must-pass)
VIN_CM_max VIN_CM_step VS_min LOAD_real
Failure traps (headroom-only)
  • “High CM capable” assumed → output swing under load clips first.
  • CM-step recovery not specified → transient overdrive dominates errors.
Example BOM starters (part numbers)
  • Fast CM-transient shunt amp: TI INA240
  • Very high CM difference amp: TI INA149, TI INA148, ADI AD629
  • VREF buffer (low-Z): TI OPA333
Biopotential CM offset
Known
  • VIN_CM can shift due to electrode biasing and coupling.
  • Headroom failures are often “quiet”: baseline moves until clipping occurs.
  • REF softness translates directly into lost headroom (anchor drift).
VREF anchor

Anchor VOUT so that the full expected VIN_CM_offset still leaves symmetric guardband to both rails under worst-case swing and load.

Corners (must-pass)
VIN_CM_offset_max VS_min LOAD_real
Failure traps (headroom-only)
  • Baseline anchor set by high-Z divider → CM drift consumes margin.
  • “Looks linear at DC” → clips when CM offset shifts in the field.
Example BOM starters (part numbers)
  • ECG/biopotential front-end IC: ADI AD8232
  • Zero-drift INA option: ADI AD8237, TI INA333
  • VREF buffer (low-Z): TI OPA333
4–20 mA / ±10 V range mapping
Known
  • Input range is explicit; failure comes from mapping into VOUT swing window.
  • Single-supply level shifting must reserve headroom for endpoints.
  • Unity-gain difference stages can simplify CM/headroom constraints.
VREF anchor

Choose VREF from the output swing window under real load, then design scaling so both input endpoints stay inside with guardband.

Corners (must-pass)
Input_min/max VS_min LOAD_real TEMP_worst
Failure traps (headroom-only)
  • Scaling designed from “typical swing” → endpoint clips under load/temp.
  • Level shift anchored by high impedance → output mid-point drifts.
Example BOM starters (part numbers)
  • Loop shunt monitor option: TI INA196
  • Precision INA (mapping into ADC): TI INA826, TI INA828
  • Wide-input difference amp (single-supply friendly): ADI AD8276, TI INA148
  • VREF buffer: TI OPA333
Diagram: Four headroom templates (Sensor CM → INA → ADC with VREF anchor)
Four scenario headroom templates A 2 by 2 grid of cards showing Sensor CM feeding an INA stage, VREF anchor injection, and an ADC swing window block. Bridge High-side shunt Biopotential 4–20 mA / ±10 V Sensor CM VID INA ADC Swing window VREF Sensor CM High VCM INA / Diff ADC Window VREF Sensor CM CM offset INA / AFE ADC Swing window VREF Input Range Map/Scale ADC Window VREF

IC selection logic (headroom-focused): fields → risk map → RFQ template

Selection must be driven by guaranteed linear-window margin, not by typical plots. Convert system constraints into “must-prove” datasheet conditions and vendor guarantees.

A) Must-check fields (only what affects headroom)

1) ICMR, guaranteed over gain / supply / temperature
  • Request ICMR limits at the exact G, VS, and TEMP corners.
  • Assume ICMR shrinks as gain increases unless explicitly guaranteed.
  • Example parts to shortlist: TI INA826, TI INA828, ADI AD8221
2) Output swing vs real load (source/sink current matters)
  • Demand swing limits under LOAD_real (AAF + ADC effective load).
  • Use the worst-case swing window to set VREF, not typical/no-load data.
  • Example parts: TI INA826, TI INA828
3) REF/VOCM input requirements (anchor integrity)
  • Confirm REF range, recommended drive impedance, and bias sensitivity.
  • Do not feed REF from a high-Z divider; buffer the anchor.
  • Anchor BOM starters: TI OPA333 (buffer), ADI ADR4550 (reference)
4) Overload / CM-step recovery (when systems “die instantly”)
  • If CM steps exist, request recovery time under a defined step amplitude and load.
  • Prefer parts that publish transient handling for switching environments.
  • Example CM-transient part: TI INA240
5) High common-mode mapping (difference amplifiers / high-CM front ends)
  • For very high VIN_CM, use high-CM difference amplifiers where appropriate.
  • Confirm allowed CM range and transient overload behavior under your conditions.
  • Example parts: TI INA149, TI INA148, ADI AD629, ADI AD8276
6) Headroom expansion helpers (only when power-rail margin is the blocker)
  • Negative rail by charge pump (last resort) to restore low-end swing margin.
  • Example parts: TI TPS60403 (inverter), ADI LTC3260 (dual-polarity rails)

B) Risk mapping: system constraints → dominant headroom spec to verify

  • High VIN_CM or VIN_CM_step → verify ICMR@Gain and request CM-step recovery under your step amplitude, load, and VS.
  • High Gain (G) → verify ICMR shrink with gain; confirm output swing is still inside window at VS_min and TEMP_worst.
  • Heavy/dynamic load (AAF + ADC) → verify output swing vs load and repeat limits under LOAD_real.
  • Single-supply near 0 V → verify low-side swing; choose between VREF shift, gain re-map, or a small negative rail.
  • Tight ADC range usage → treat VREF anchor integrity as a headroom budget item (buffered, low impedance, drift-aware).
Diagram: Parameter → risk map (what to ask under your conditions)
System constraints to datasheet risk map Left: chips for VCM, VID, Gain, VS, Load, ADC range. Right: boxes for ICMR@Gain, Swing@Load, REF requirements, Recovery, Supply/RR conditions. Arrows map constraints to specs. System constraints VCM VID Gain VS Load ADC range VIN_CM_step (if any) Dominant headroom risk → ask guaranteed data ICMR @ Gain Swing @ Load REF requirements Recovery (CM step) Supply / RR conditions

C) Vendor RFQ template (force guaranteed data under your conditions)

Copy/paste this into an email or a sourcing sheet. Replace brackets with project values. Request guaranteed limits and test conditions, not typical plots.

Subject: INA headroom guarantee request (ICMR + swing + recovery) System conditions – Supply (VS): [min … max], single/dual: [single/dual] – Temperature: [min … max] – Gain (G): [value(s)] – Input common-mode (VCM): [min … max] – Differential input (VID): [nom … peak], include overload: [yes/no] – Load model (real): [AAF + ADC equivalent], include Cload: [value], Rload: [value] – CM step (if any): amplitude [V], edge [ns/us], repetition [Hz] Please provide guaranteed limits and test conditions for: 1) ICMR limits under the conditions above (over gain, VS, temperature) 2) Output swing high/low under the real load above (source/sink direction specified) 3) REF/VOCM requirements: allowable range, recommended drive impedance, bias sensitivity 4) Overload / CM-step recovery: defined step amplitude, gain, VS, load → recovery time to linear window 5) Any conditions behind RRI/RRO claims (load current, temperature, headroom assumptions) Preferred response format – A table of guaranteed min/max + test conditions (VCM, G, VS, load, temperature) – Any application notes or characterization curves that match these conditions
Example “ask set” mapped to parts (starter list)
  • Zero-drift INA: TI INA333, ADI AD8237 → ask ICMR@G, swing@load, REF input requirements.
  • Precision INA: TI INA826, TI INA828, ADI AD8221 → ask swing@load and guaranteed headroom at VS_min and TEMP_worst.
  • CM-step environment: TI INA240 → ask recovery under your CM step amplitude and output load.
  • Very high CM: TI INA149, TI INA148, ADI AD629, ADI AD8276 → ask CM range, overload handling, and output swing limits in your supply domain.
  • Negative-rail helper (last resort): TI TPS60403, ADI LTC3260 → ask ripple/noise impact on the anchor headroom budget.

Request a Quote

Accepted Formats

pdf, csv, xls, xlsx, zip

Attachment

Drag & drop files here or use the button below.

FAQs: CM range vs headroom planning (production-minded)

Each answer is intentionally short and executable. Format is fixed: Likely cause / Quick check / Fix / Pass criteria.

Why does it clip near ground even though ICMR includes ground?
Likely cause: “ICMR includes ground” is defined under specific gain/load conditions; the output-stage swing (or the REF anchor position) runs out of low-side headroom first.
Quick check: Measure VOUT_low with LOAD_real connected at VS_min; compare to the device’s guaranteed low-side swing condition (not no-load).
Fix: Move the anchor upward (buffer REF with OPA333 or OPA197), reduce low-side swing demand (re-map VREF/G), or choose a device with better low-end swing (e.g., INA828 / AD8221). If true 0V output is mandatory, consider a small negative rail (e.g., TPS60403).
Pass criteria: At corners, VOUT_min ≥ VOSW_low(LOAD_real, VS_min, TEMP_worst) + [MARGIN] and no clipping events in a full VCM × VID sweep.
Why does near-rail distortion show up before obvious clipping?
Likely cause: The output stage becomes nonlinear near the rails; distortion “knees” can appear while the waveform still looks un-clipped.
Quick check: Sweep output level toward each rail and record THD/SFDR vs VOUT; identify the knee relative to the load-dependent swing limits.
Fix: Add guardband by repositioning VREF (buffered by OPA333/OPA197), lower gain or re-map range, or choose a part with stronger output linearity near rails (e.g., INA828, AD8221).
Pass criteria: At the worst-case operating point, THD/SFDR degradation ≤ [Δlimit] before reaching VOSW_high/low −/+ [MARGIN], and no measurable knee inside the required signal envelope.
Why does output swing look fine no-load but fails with the ADC connected?
Likely cause: The ADC + AAF presents a real load (including dynamic input behavior) that increases output current demand and shrinks the swing window.
Quick check: Repeat the swing test with ADC connected and sampling enabled; log VOUT_high/low and settling under LOAD_real.
Fix: Set VREF using swing@LOAD_real (not no-load), use a low-impedance REF buffer (OPA333/OPA197), or switch to a device known to handle the required load better (e.g., INA826/INA828). If the system needs a dedicated driver stage, choose a robust output buffer (e.g., OPA197).
Pass criteria: With the real ADC/AAF load, VOUT_max ≤ VOSW_high + (−[MARGIN]), VOUT_min ≥ VOSW_low + [MARGIN], and step settling to within [error band] before [sample deadline].
How do I choose VREF for single-supply without wasting ADC range?
Likely cause: VREF is placed at “mid-supply” instead of the center of the guaranteed swing window under real load and worst-case conditions.
Quick check: Compute VOUT = VREF ± (G·VID/2) at corners and verify both endpoints fit inside swing@LOAD_real for VS_min and TEMP_worst.
Fix: Generate a stable low-Z anchor: reference ADR4550 (or equivalent) + buffer OPA333/OPA197. Place VREF inside the safe swing window and re-map gain/scale so the required signal uses the ADC range efficiently without touching rails.
Pass criteria: For all corners, both endpoints satisfy [MARGIN]; ADC utilization is ≥ [UTIL%] while maintaining no clip and meeting settling before [deadline].
Why does changing gain change the allowed common-mode range?
Likely cause: Many INAs have gain-dependent internal node swing, so the guaranteed ICMR window narrows or shifts as gain increases.
Quick check: Use the datasheet’s ICMR vs Gain (or ICMR curves) and validate with a short sweep: hold VID constant, sweep VCM at each gain, record where linearity fails.
Fix: Choose a gain where ICMR@G and swing@LOAD_real are simultaneously satisfied, or choose a part with better high-gain headroom (e.g., INA828, AD8221). If gain must vary, consider programmable instrumentation amps (e.g., AD8250/AD8251) while still validating headroom at every gain setting.
Pass criteria: Across all required gains, the measured linear window covers VCM_required ± [guard] with no nonlinearity inside the operating region.
Why does common-mode step cause long recovery even if DC range is OK?
Likely cause: A CM step can momentarily overdrive internal nodes, pushing the amplifier outside its linear region even when DC ICMR is nominally satisfied.
Quick check: Apply a representative VCM step and measure t_recover to re-enter the linear window (use the real output load and gain).
Fix: Select parts characterized for CM transients in switching environments (e.g., INA240 for shunt-type CM steps), reduce internal overdrive by reducing gain or shifting VREF, and ensure swing guardband is available at both rails (buffer REF with OPA333/OPA197).
Pass criteria: t_recover ≤ [X ms] or t_recover ≤ [0.2 × Tsample], and post-step output error returns within [error band] before the next sampling instant.
REF pin fed by a divider: why does offset drift get worse?
Likely cause: A high-impedance divider makes REF “soft”; bias/leakage/noise modulates the anchor, turning it into apparent offset and drift.
Quick check: Measure ΔVREF vs temperature/time/humidity and compare it to the allowable headroom budget; check REF source impedance.
Fix: Replace the divider-only approach with a stable anchor: reference ADR4550 + buffer OPA333 (or OPA197 for stronger drive). Keep REF source impedance ≤ [RREF_max] and verify REF is inside its allowed input range.
Pass criteria: ΔVREF ≤ [VREF_budget] over temp/time, and the resulting VOUT endpoints still satisfy VOSW_high/low ± [MARGIN] at corners.
Can I “fix” headroom by lowering gain—what do I lose?
Likely cause: Lower gain reduces required output swing and can widen the usable CM window, but it also reduces how much sensor signal is mapped into the ADC range.
Quick check: Recompute sensor-to-code mapping: required codes/span (or effective LSB at the sensor) after gain change, and verify the ADC still meets resolution/quantization goals.
Fix: Lower gain only if ADC utilization remains acceptable; otherwise re-map VREF, use a higher-resolution ADC, or use a programmable gain instrumentation amp to switch gains while staying in-headroom (e.g., AD8250/AD8251). For fixed-gain precision INAs consider INA828/AD8221 and re-place the anchor with OPA333/OPA197.
Pass criteria: After gain change, ADC utilization ≥ [UTIL%], no clipping at corners, and measurement error stays within [system accuracy budget].
When is a small negative rail worth it vs choosing a different INA?
Likely cause: The low-side swing requirement is below what the output stage can guarantee at VS_min and LOAD_real, even after optimal VREF placement.
Quick check: Compare required VOUT_min to the guaranteed VOSW_low(LOAD_real, VS_min, TEMP_worst); quantify the shortfall ΔV = required − achievable.
Fix: Apply levers in order: (1) reposition VREF with a low-Z buffer (OPA333/OPA197), (2) re-map gain/range, (3) choose a part with better low-end swing (INA828/AD8221), (4) only then add a small negative rail using an inverter/charge pump (e.g., TPS60403 or LTC3260).
Pass criteria: With the selected approach, VOUT_min ≥ VOSW_low + [MARGIN] at corners, and any added rail ripple does not consume more than [ripple budget] of headroom.
How to set pass criteria for headroom in production test?
Likely cause: Full window sweeps are too slow in production, so headroom risk is missed unless a corner-based test plan is defined.
Quick check: Define a minimal matrix: test 2–3 operating points that stress each limiter (low-side swing, high-side swing, CM step recovery) with the real load model.
Fix: Use corner points derived from the budget: (a) VCM_high + VID_peak, (b) VCM_low − VID_peak, and (c) VCM step (if applicable). Generate the anchor from a stable reference (e.g., ADR4550 + OPA333) so the production stimulus does not move the goalposts.
Pass criteria: Record Margin_high and Margin_low where Margin = distance to swing limit; require Margin_high ≥ [M_high] and Margin_low ≥ [M_low]. For transients, require t_recover ≤ [limit]. Any unit failing any corner is rejected.

Note: Replace bracketed fields ([MARGIN], [limit], [UTIL%]) using the system’s own budget (ADC range, sampling period, load model, and accuracy target).

icnavigator

ICNavigator helps engineers find verified ICs, alternatives, and fast quotes.

Explore
Categories
  • Power Management
  • MCU
  • Automotive ICs
  • Sensors
  • Interface & Transceivers
  • Analog Front-End
Get in Touch
  • Email: hello@icnavigator.com
  • WeChat/WhatsApp: +86-xxxx

© 2025 ICNavigator. All rights reserved.