123 Main Street, New York, NY 10001

Buck LED Driver (CC) — Current Sense, Loop Control & Dimming

← Back to: Lighting & LED Drivers

A Buck constant-current LED driver is the simplest, most efficient choice when VIN stays above the LED string voltage, keeping ILED tightly regulated through a stable current loop across dimming, protection events, and temperature. Success comes down to controlling headroom (VIN−VLED), keeping the sense path clean (Vsense), and verifying loop stability via COMP/SW/IL evidence so flicker, droop, and false trips are prevented—not patched.

H2-1. What a Buck Constant-Current LED Driver is (and when it’s the right choice)

A buck constant-current (CC) LED driver is a step-down power stage regulated by a current feedback loop. It is the right choice when the minimum input voltage stays above the maximum LED string voltage (including cold-start conditions), so the controller always has enough headroom to actively regulate LED current.

Decision rule (engineering form) Use Buck CC when VIN(min) > VLED(max, cold) + headroom. If VIN can drop below VLED, this page is no longer the correct topology.

Typical “good fit” scenarios

  • DC input (battery / DC bus / adapter) where VIN is reliably higher than the LED string voltage.
  • Single-string CC lighting requiring stable brightness, fast PWM dimming, and simple protection handling.
  • Multiple strings only when each string has its own current regulation path (do not rely on “one loop for many parallel strings” without a balancing strategy).

Why Buck CC is often preferred (practical reasons)

  • Efficiency with low complexity: fewer energy-conversion steps and a short power path (especially when VIN is close to VLED).
  • Dimming-friendly: supports high-frequency PWM dimming and hybrid dimming patterns without requiring a different power topology.
  • Predictable protections: open/short events map cleanly to OVP/SCP state handling in a step-down system.

Hard limits (the failure modes that matter)

  • No step-up capability: when VIN < VLED, the loop cannot maintain target current—brightness will fall and regulation becomes impossible.
  • Dropout region near VIN≈VLED: even before VIN falls below VLED, control authority shrinks. The loop can “rail” (COMP saturates, duty hits limits), and LED current starts tracking input variations. Deep dimming becomes more sensitive because the system has less margin against noise, minimum on/off-time limits, and current-mode boundary behaviors.
Evidence chain (fast self-check in the lab) To confirm the system is in regulated Buck CC (not dropout), observe: VIN, VLED, ILED, Vsense, COMP/CTRL, SW, and IL. In dropout, COMP/duty rails while ILED follows VIN.
Figure F1 — Buck CC operating region map (VIN vs VLED) A 3:2 chart showing normal regulation, dropout band, and not-supported region when VIN is below VLED. Includes reference lines for VIN(min), VLED(max,cold), and headroom margin. VIN VLED Normal regulation Not supported Dropout band VIN(min) VLED(max, cold) Headroom margin VIN = VLED Normal regulation Dropout risk band VIN < VLED (no-go) Buck CC map (F1)
Figure F1. Buck CC is valid when VIN(min) stays above VLED(max,cold) with headroom. Near the boundary, dropout behavior can reduce regulation authority and increase flicker sensitivity.
Cite this figure: “Buck LED Driver (CC) — Figure F1 (Buck CC operating region map), ICNavigator Lighting & LED Drivers.”

H2-2. Specs that actually matter (accuracy, compliance, ripple, dimming depth)

For a buck CC LED driver, “good design” is not a list of features—it is a set of measurable targets. The most important specs are the ones that directly control visible output stability, nuisance protection trips, and long-term reliability. Each metric below includes the minimum evidence needed to verify it in the lab.

How this page stays “evidence-driven” Every later section in this article should map back to one of these targets and one of these measurements: ILED, Vsense, COMP, SW, IL, plus temperature and fault flags.

1) Current accuracy (±%)

  • Target definition: deviation of regulated ILED across line, temperature, and tolerance stack-up.
  • Minimum evidence: ILED vs temperature (cold/ambient/hot), and Vsense offset/noise snapshot at steady-state.
  • Why it matters: brightness mismatch across units, thermal runaway risk at high current density, and inconsistent dimming curves.

2) Compliance headroom (margin to stay in regulation)

  • Target definition: the available control margin after real losses—switch path, inductor DCR, sense element, and driver overhead.
  • Minimum evidence: at VIN(low), check whether COMP/duty rails and whether ILED starts tracking VIN.
  • Why it matters: dropout shows up as “not really constant-current,” especially under deep dimming or fast transients.

3) Ripple & flicker risk (steady and deep dimming)

  • Target definition: low ripple in ILED across operating range, and stable behavior at low-duty PWM / low analog current.
  • Minimum evidence: ILED ripple waveform (current probe or calibrated sense) at 100%, 20%, and 1–5% dimming points; Vsense ripple to locate coupling.
  • Why it matters: visible flicker and camera banding are often ripple + control-limit interactions, not “just PWM frequency.”

4) Dynamic response (dimming step, fault recovery)

  • Target definition: bounded overshoot/undershoot during dimming transitions, and predictable recovery after short/open protection events.
  • Minimum evidence: ILED step response; COMP behavior during a dimming edge; fault state timing during hiccup/retry.
  • Why it matters: fast but unstable loops cause audible noise, protection chatter, and transient overcurrent stress.

5) Efficiency & thermal rise (what limits lifetime)

  • Target definition: loss allocation across switch path, inductor, and current sensing, expressed as temperature rise at worst-case current.
  • Minimum evidence: hotspot identification (FET/inductor/sense element) and efficiency snapshots at key VIN×ILED points.
  • Why it matters: LED systems fail from heat and stress accumulation; stable current is only useful if thermal margin exists.
Figure F2 — Spec metrics mapped to evidence and outcomes A hub-and-spoke diagram mapping five key metrics (accuracy, ripple, dimming, protection, thermal) to what to measure and what the user sees when the metric fails. Buck CC Driver power + sense + loop dimming + protections Accuracy Measure ILED vs T, Vsense If bad brightness mismatch Ripple Measure ILED ripple, SW If bad flicker / banding Dimming Measure 1–5% points, COMP If bad unstable deep dim Protection Measure FAULT, retry timing OVP / SCP / OTP Thermal Measure hotspots, efficiency loss → temperature Metric → Evidence → Outcome map (F2)
Figure F2. Treat specs as a measurable contract: each metric has a minimum evidence set (waveforms/flags/thermal) and a user-visible failure mode.
Cite this figure: “Buck LED Driver (CC) — Figure F2 (Specs mapped to evidence and outcomes), ICNavigator Lighting & LED Drivers.”

H2-3. Reference architecture (block-level) for a practical Buck CC driver

A practical buck constant-current LED driver can be understood as three tightly-coupled planes: power (energy flow), control (current regulation loop), and interfaces & safety (dimming inputs and fault handling). A reusable reference architecture makes later design work repeatable: each block has a defined role, and each role maps to a measurable test point.

Minimum “always-available” measurements A complete debug loop requires: TP2 SW, TP3 IL, TP5 Vsense, TP6 COMP, and TP7 FAULT. These points separate loop instability, noise injection, dropout behavior, and protection chatter with minimal tools.

Power plane (energy flow)

  • VIN + input decoupling: defines the hot loop source and sets the input ripple that can push the system toward dropout or UVLO events.
  • HS switch / LS path: sets switching edges (dv/dt, ringing) that can couple into sensing and increase flicker risk.
  • Inductor (L): sets current ripple and saturation margin; ripple shape directly affects deep dimming stability.
  • LED string: defines VLED range (especially cold-start Vf) that determines compliance headroom and open/short behaviors.

Control plane (current loop)

  • Rsense / CSA: converts LED current into an electrical signal; layout and bandwidth determine noise sensitivity.
  • Error amplifier (EA) + compensation (COMP): shapes loop stability, transient response, and limit behavior near dropout.
  • PWM modulator: converts COMP demand into duty-cycle and enforces practical limits (min on/off time, current limit policy).
  • Gate driver: defines edge speed and switching behavior that can feed back into sense integrity via coupling.

Interfaces & safety (dimming + protections)

  • Dimming I/F: PWM pin, analog dim level, EN, and (optional) digital configuration. These inputs shift operating point and can expose low-margin regimes.
  • Protections: OVP (open LED), short-circuit protection, OTP, and UVLO. Protection actions must be observable through FAULT/status and retry timing.
Evidence chain mapping (block → proof) Power is proven by SW/IL shape; control is proven by Vsense/COMP behavior; safety is proven by FAULT timing and recovery. The figure below labels a practical set of TP1…TP8 points used throughout this page.
Figure F3 — Buck CC reference architecture with layered blocks and test points A layered block diagram for a buck constant-current LED driver showing power plane, control plane, and interface/safety plane with TP1–TP8 measurement points (VIN, SW, IL, VLED, Vsense, COMP, FAULT, GATE). Power plane Control plane Interfaces & safety VIN Input Cin / filter HS switch + LS path (sync/diode) Inductor L LED string VLED / ILED open/short events Rsense CSA / sense Vsense EA COMP PWM modulator Gate driver Dimming I/F PWM / analog / EN Protections OVP / SCP / OTP / UVLO FAULT flags / timing TP1 TP2 TP3 TP4 TP5 TP6 TP7 TP8 TP1 VIN • TP2 SW • TP3 IL • TP4 VLED • TP5 Vsense • TP6 COMP • TP7 FAULT • TP8 GATE
Figure F3. A layered Buck CC reference architecture with practical debug points (TP1–TP8). The same test points support dropout checks, loop stability checks, and protection triage.
Cite this figure: “Buck LED Driver (CC) — Figure F3 (Reference architecture + TP map), ICNavigator Lighting & LED Drivers.”

H2-4. Current sensing choices (low-side vs high-side, sense amp, and error budget)

Current sensing is the core of constant-current regulation. A buck CC driver is only as accurate as its sensing chain: where the current is measured, how clean the measurement is under switching noise, and whether the error budget remains bounded across temperature and operating modes (including deep dimming).

Quick selection logic Low-side sense is simple and cost-effective but sensitive to ground noise and Kelvin routing mistakes. High-side sense better matches some grounding/topology constraints but must withstand large common-mode transients from switching.

Low-side vs high-side sensing (practical trade-offs)

  • Low-side sense (return path): easiest implementation and often adequate for single-string drivers; typical failure mode is ground bounce / shared return polluting Vsense.
  • High-side sense (between VIN and power stage): helps when LED return must stay clean or when system grounding demands a different reference; typical failure mode is common-mode transient pushing the amplifier beyond effective high-frequency CMRR.

Sense resistor (Rsense) selection: accuracy is an electro-thermal problem

  • Power loss: Rsense dissipates I²R; higher R improves signal amplitude but raises heat and drift risk.
  • Tempco + self-heating: drift is set by both material tempco and local temperature rise at Rsense.
  • Pulse current stress: current-mode control sees switching ripple and peaks; Rsense must tolerate peak and RMS conditions without value shift.
  • Kelvin routing: sense traces must return to the amplifier as a dedicated pair; sharing the hot loop return is a frequent root cause of “mysterious” errors.

Sensing bandwidth: match the control method and noise environment

  • Peak current mode (fast inner behavior) tends to be more sensitive to spikes; it may require filtering/blanking strategies and clean layout to avoid false current hits.
  • Average current mode / filtered sensing reduces spike sensitivity but changes transient behavior; verify with Vsense and COMP waveforms during dimming steps.
  • In both cases, the goal is to keep Vsense representative of real current, not dominated by switching-coupled artifacts from SW and gate edges.
Error budget (five sources that dominate field results) 1) Rsense tolerance • 2) Rsense tempco + self-heating • 3) amplifier offset/drift • 4) Kelvin/PCB parasitics (routing + return) • 5) ADC/digital scaling (if used). Evidence should include ILED vs temperature, Vsense offset/noise, and local hotspot correlation.

Minimum evidence set (what to capture before changing the design)

  • ILED absolute accuracy vs temperature: cold / ambient / hot points (or a short sweep) to separate electrical vs thermal drift.
  • Vsense waveform quality: offset, ripple, and switching-synchronous spikes (correlate with SW ringing).
  • Thermal linkage: Rsense temperature (or nearby copper temperature proxy) versus ILED drift direction.
Figure F4 — Low-side vs high-side sensing with dominant error sources Two mini schematics comparing low-side and high-side current sensing, plus five labeled error sources: Rsense tolerance, Rsense tempco/self-heating, Kelvin error, amplifier offset/drift, and common-mode transient/SW coupling. Low-side sense simple reference, ground-noise sensitive High-side sense CM transient sensitive, cleaner returns VIN Buck stage SW / L LED string Rsense CSA Vsense VIN Rsense Buck stage SW / L LED string CSA CM aware Dominant error sources (label and correlate) Rsense tol Rsense tempco + self-heating Kelvin error Amp offset + drift CM transient / SW coupling High/low-side sense + error map (F4)
Figure F4. Low-side sensing is dominated by return-path integrity (Kelvin + ground noise); high-side sensing is dominated by common-mode transient behavior. Close the error budget with ILED-vs-temperature + Vsense waveform quality + hotspot correlation.
Cite this figure: “Buck LED Driver (CC) — Figure F4 (Sensing topologies + error sources), ICNavigator Lighting & LED Drivers.”

H2-5. Loop control deep dive (current-mode vs voltage-mode, compensation, stability checks)

Loop control determines whether a buck constant-current driver is stable across real operating boundaries: cold LED Vf, compliance headroom changes, protection recovery, and deep dimming. The goal here is practical tuning depth without textbook derivations—focus stays on what each control method actually regulates, where the COMP network sits, and how to verify stability with measurable evidence.

Loop objects and observables (use throughout this page) Outer target: ILED (represented by Vsense). Inner object: IL (current-mode) or duty (voltage-mode). Minimum evidence: TP6 COMP shape, TP5 Vsense quality, TP2 SW period jitter, and TP3 IL ripple/saturation.

Control methods used in practical Buck CC drivers

  • Peak current-mode: an inner per-cycle current comparator limits IL peak; the outer loop (Vsense → COMP) sets the commanded peak. Fast disturbance rejection and natural current limiting, but more sensitive to switching spikes and requires attention to subharmonic oscillation above certain duty regions.
  • Average current-mode: an inner current loop regulates an averaged IL quantity (via filtering/integration), while the outer loop still targets ILED. Typically less sensitive to narrow spikes than peak mode, but tuning must confirm adequate phase margin across light-load/DCM edges.
  • Voltage-mode with CC outer loop: the modulator responds primarily to COMP (duty demand) without a true current inner loop. Implementation can be simpler and less spike-sensitive, but stability and transient performance depend strongly on the compensation placement and limiter behavior near operating boundaries.

COMP network intuition (place poles/zeros to match what the plant is doing)

  • First goal: DC accuracy — ensure low-frequency loop gain is sufficient so ILED tracks the setpoint across temperature and tolerance. A weak low-frequency gain shows up as steady-state error in ILED.
  • Second goal: phase margin where it matters — introduce phase boost (via zeros) around the dominant plant behavior so the loop does not ring after dimming steps or recovery events.
  • Third goal: noise immunity — avoid letting switching-coupled artifacts drive COMP/Vsense. If COMP carries switching-synchronous spikes, deep dimming becomes unstable first.
Practical “symptom → evidence → first tuning move” mapping Over/undershoot + multiple rebounds → check TP6 phase margin signs (COMP ringing) → reduce crossover or shift phase-boost earlier. Too slow response → crossover too low → increase midband gain or reposition a zero. Stable at 20% but unstable at 1% → boundary/DCM/limiter interaction → verify COMP headroom and low-current behavior before raising gain.

Subharmonic oscillation and slope compensation (peak current-mode)

Peak current-mode can exhibit a two-cycle repeating behavior when the effective duty region makes the per-cycle current comparison ambiguous. This is not a theoretical curiosity—its signature is visible and repeatable.

  • Signature evidence: TP2 SW pulse width alternates “wide/narrow”; TP3 IL peaks alternate; spectrum shows a strong component near 1/2·fsw.
  • What triggers it: boundary conditions that push duty and sensed slope into the subharmonic-prone region (often near higher duty regions or edge cases).
  • What fixes it: slope compensation stabilizes the inner cycle-by-cycle decision by adding an artificial ramp to the comparator reference.

Stability verification (choose the strongest method available)

  • Bode (if available): inject small-signal and verify adequate margin. Use the same test point consistently so results remain comparable across revisions.
  • Step response (most universal): apply ILED command steps (or dimming steps) and capture TP5 Vsense and TP6 COMP. Confirm settling without sustained ringing. Repeat at 20% and at deep dimming (e.g., 1–5%) because boundaries shift.
  • Deep-dimming boundary checks: look for bursty energy delivery, pulse skipping, or limit-cycle behavior. Evidence often appears first as SW period jitter (TP2) and COMP saturation / rail-hitting (TP6).
Evidence chain (capture set for a stable “pass” record) 1) TP6 COMP during a dimming step • 2) ILED/Vsense step response • 3) TP2 SW period stability • 4) TP3 IL showing no alternating peaks • 5) Optional: confirm 1/2·fsw absence when operating near the risky region.
Figure F5 — Single-loop vs dual-loop loop structures and COMP network placement A simplified diagram comparing voltage-mode CC outer-loop and current-mode dual-loop structures. The figure labels outer target ILED, inner object IL or duty, and shows COMP network position plus slope compensation in peak current-mode. Loop structures + COMP placement (Buck CC) Outer target = ILED (Vsense). Inner object = IL (current-mode) or duty (voltage-mode). Single-loop (voltage-mode + CC outer loop) Dual-loop (current-mode) IREF EA error COMP network (Z/P) PWM modulator Gate driver Power stage (buck + L + LED) Inner object: duty Sense Vsense Outer target: ILED (track Vsense to IREF) IREF EA outer loop COMP network (Z/P) IL sense inner feedback Current comparator Slope comp PWM latch Gate driver Power stage (buck + L + LED) Inner object: IL (peak/avg), then duty Vsense TP6 COMP TP6 COMP TP2 SW TP3 IL TP5 Vsense
Figure F5. A compact view of how CC regulation is organized: single-loop (duty as the inner object) versus dual-loop current-mode (IL as the inner object). The COMP network placement and slope compensation are highlighted for practical stability work.
Cite this figure: “Buck LED Driver (CC) — Figure F5 (Loop structures + COMP placement), ICNavigator Lighting & LED Drivers.”

H2-6. Dimming interfaces & implementation patterns (PWM, analog, hybrid; flicker-free deep dimming)

Dimming is not just an input pin name—it is a modulation strategy that moves the driver across operating regions where loop behavior, ripple shape, and boundary-mode transitions become visible. A robust implementation connects the interface choice (PWM/analog) to what happens to ILED waveform shape at 1% / 5% / 20% dim points.

Acceptance focus “Flicker-free” starts with the ILED waveform (ripple + low-frequency envelope), not a single average number. Verify the same three dim points (1% / 5% / 20%) and record ILED + Vsense (and COMP if instability appears).

PWM dimming (on/off modulation of the regulated current)

  • What it does: toggles LED current between “regulated” and “off”, using duty to set average light output.
  • Frequency selection: too low increases visible modulation and camera-band artifacts; too high raises switching loss, edge stress, and EMI pressure. The best range balances perception/camera needs with power-stage limits.
  • Practical risk points: low duty can introduce bursty energy delivery (clusters of pulses) and transient overshoot on turn-on/off, which shows up as Vsense spikes and SW jitter.

Analog dimming (scaling the current setpoint)

  • What it does: scales the current target (IREF or equivalent), keeping conduction continuous.
  • Strength: avoids hard on/off transients; can reduce low-frequency modulation if loop stability holds.
  • Common deep-dim pitfalls: at very low currents, offset/noise and quantization become a larger fraction of the signal, so linearity suffers first. Color shift can also become more visible as the LED operating point moves.

Hybrid dimming (analog at high current, PWM at low current)

  • Why it works: analog dimming keeps the waveform continuous where signal-to-noise is strong; PWM takes over when analog scaling enters the noise/offset-dominated region.
  • What must be validated: crossover behavior must not create a discontinuity in light output or induce loop ringing; verify TP6 COMP during the crossover step.
Flicker-free deep dimming checklist (evidence-based) Capture ILED waveforms at 20%, 5%, and 1%. Confirm (a) ripple stays bounded, (b) no low-frequency envelope dominates, and (c) no burst clustering appears at the deepest point. If issues appear, correlate with TP6 COMP saturation or TP2 SW period jitter before changing the interface strategy.

Minimum measurement set (repeatable across builds)

  • ILED waveform shape (current probe or sense-derived method) at 1% / 5% / 20%.
  • Vsense ripple and spikes (TP5): isolate whether artifacts are real current ripple or measurement injection.
  • COMP behavior (TP6): stable deep dimming shows a controlled COMP level; unstable cases show rail-hitting, limit cycles, or sustained oscillation.
Figure F6 — How PWM, analog, and hybrid dimming shape ILED waveforms A single coordinate system compares representative ILED waveform shapes for PWM dimming, analog dimming, and hybrid dimming. Labels highlight ripple and burst risk at deep dim levels and show a crossover point for hybrid strategies. ILED waveform impact of dimming modes Same axes: compare waveform shape (not just average) at deep dim boundaries. time ILED PWM burst risk Analog ripple crossover Hybrid Measure at 20% / 5% / 1%: capture ILED shape + Vsense; add COMP if oscillation or burst appears.
Figure F6. PWM changes average light by on/off modulation (deep-dim can become bursty); analog scales the current target (continuous but can suffer low-current linearity limits); hybrid combines both to preserve stability and perceived quality.
Cite this figure: “Buck LED Driver (CC) — Figure F6 (Dimming waveform patterns), ICNavigator Lighting & LED Drivers.”

H2-7. Protection design (OVP/open LED, short LED, inductor saturation, UVLO, OTP)

A robust buck constant-current driver treats protection as an engineering closed loop: trigger condition → action → recovery strategy. Each protection path must be testable using a small set of observables—FAULT status, hiccup period, SW duty behavior, and thermal derating curves—so the design can be verified across startup, deep dimming, and fault recovery.

Evidence fields to capture for protection closure FAULT (pin/flag), hiccup timing (ms), TP2 SW duty/period behavior, TP6 COMP saturation/release, and temperature vs ILED derating with hysteresis.

Open LED / OVP (output climbs when the string opens)

  • Trigger: LED string opens or disconnects → the output node rises as the loop tries to regulate current. The most reliable detector is a VOUT climb beyond a defined threshold.
  • Action options: Clamp (limit VOUT), shutdown, or hiccup (off-time + retry). The action must prevent repeated high-voltage stress while keeping recovery predictable.
  • Recovery strategy: use hysteresis around the OVP threshold and define a retry window (hiccup off-time) that avoids rapid stress/EMI cycling.
  • Evidence: VOUT peak at trigger, SW duty forced low/off, FAULT=OVP, and a stable hiccup cadence.

Short LED / output short (SCP)

  • Trigger: Vsense/IL exceed limit and the output collapses (or fails to rise) consistent with a short.
  • Action: cycle-by-cycle current limit protects switches immediately; then apply foldback or hiccup to reduce average power and temperature.
  • Recovery strategy: timer-based retry (N attempts), optional latch if repeated faults occur to avoid persistent thermal cycling.
  • Evidence: SW duty constrained, IL peak bounded (TP3), FAULT=SCP/OCP, and a repeatable hiccup pattern.

Inductor saturation & overcurrent (how to recognize, then how to set limits)

  • How it shows up: IL no longer ramps linearly; the apparent slope changes abruptly and peaks rise faster. SW ringing and pulse-width behavior can also distort under saturation.
  • Threshold setting principle: account for worst-case peak IL during cold start, PWM turn-on edges, and highest VIN operating points. Avoid setting the limit so close that deep dimming or transient steps cause false trips.
  • Action: prioritize cycle-by-cycle limit; for severe cases, enter a controlled hiccup/retry to let the magnetic and switches cool.
  • Evidence: TP3 IL shape (saturation signature), TP2 SW jitter/duty clamp, and FAULT=OCP/CS-limit.

UVLO (startup and brownout restart policy)

  • Trigger: VIN falls below a UVLO threshold.
  • Action: disable switching to avoid half-drive states and repeated partial starts.
  • Recovery strategy: enforce UVLO hysteresis and a controlled restart sequence (soft-start + minimum off-time) to prevent “on/off chatter” during brownout conditions.
  • Evidence: SW remains off below threshold, restart occurs only after VIN clears hysteresis, and hiccup timing does not collapse into rapid cycling.

OTP (junction estimate vs NTC; derating curve + hysteresis)

  • Trigger sources: internal junction temperature estimate (fast protection of the IC) and/or external NTC (board/LED thermal reality). Both can be used; the key is predictable response.
  • Action: prefer thermal derating (reduce ILED) before hard shutdown so the system stays functional; enforce shutdown at a hard limit if temperature continues to rise.
  • Recovery strategy: define hysteresis so the output does not oscillate at the trip point. Record the recovery temperature explicitly in validation.
  • Evidence: ILED vs temperature slope (derating curve), FAULT=OTP, and stable recovery behavior without rapid toggling.
Protection validation (minimum pass record) For each fault class: capture FAULT code, hiccup period, TP2 SW duty/period response, TP6 COMP behavior (saturate/release), and thermal points mapped to the ILED derating curve (with hysteresis).
Figure F7 — Fault state machine for Buck CC driver protection State machine diagram: Normal regulation transitions to Protect state on OVP/Open LED, Short/OCP, Inductor Saturation, UVLO, or OTP. Protect transitions to Retry or Latch-Off based on timers and retry counts. Retry returns to Normal on recovery. Protection state machine (trigger → action → recovery) Keep behavior observable: FAULT, hiccup period, SW duty, COMP, derating curve. Normal CC regulate ILED stable Protect Clamp / Limit / Off Fault handling Retry Hiccup timer Soft-start Latch-Off Optional Manual reset Action: clamp / foldback / hiccup Recover: soft-start → regulate Latch if retries exceed limit OVP / Open LED Short / OCP Inductor Sat UVLO OTP Evidence: FAULT • hiccup period • SW duty/period • COMP saturation • ILED derating curve
Figure F7. A protection state machine that closes the engineering loop: triggers move the system from Normal to Protect; recovery is controlled by retry timing and hysteresis; repeated faults can latch-off when needed.
Cite this figure: “Buck LED Driver (CC) — Figure F7 (Protection fault state machine), ICNavigator Lighting & LED Drivers.”

H2-8. Power stage design knobs (switches, inductor, diode/sync, frequency, efficiency)

This section focuses on buck CC power-stage knobs only. Each knob is tied back to the metrics that matter for this page: ILED ripple, deep-dimming stability, protection behavior, and efficiency / temperature rise. The goal is fast trade-off navigation with measurable evidence—especially efficiency surfaces (VIN × ILED) and hotspot maps (FET / inductor / Rsense).

Minimum evidence for power-stage tuning 1) Efficiency vs VIN × ILED • 2) Hotspot distribution (FET / L / Rsense) • 3) IL ripple shape (TP3) • 4) SW ringing/overshoot (TP2) • 5) ILED ripple at deep dim points (1% / 5% / 20%).

Inductor (L): ripple, saturation, DCR loss, acoustic/EMI impact

  • Ripple current: L sets ΔIL. Larger ripple pushes more current waveform into the sensing and loop, increasing ILED ripple and making deep dim edges harder to keep “quiet”.
  • Saturation: pick an Isat margin that covers cold start and dimming turn-on peaks. A near-saturation inductor can distort IL ramps and interact with OCP behavior (tie back to H2-7).
  • DCR loss: inductor DCR contributes directly to conduction loss and temperature rise.
  • Noise/EMI coupling: higher di/dt and higher ripple can increase SW-node sensitivity; capture SW ringing consistently when iterating L and layout revisions.

Synchronous rectification vs diode

  • Efficiency: synchronous rectification reduces conduction loss at higher currents; diode rectification is simpler but introduces Vf loss and thermal stress.
  • Switching behavior: diode reverse recovery and switching transitions can add waveform noise; synchronous operation requires careful behavior during light-load/deep dim edges to avoid unwanted reverse current.
  • Evidence: compare efficiency and hotspot maps between the two choices; correlate differences with SW ringing.

Switching frequency (fsw): size vs efficiency vs EMI pressure

  • Higher fsw: smaller magnetics and faster transient control potential, but higher switching loss and increased edge stress that can raise temperature and ringing.
  • Lower fsw: lower switching loss and often easier thermal margin, but larger L/C requirements and potentially more visible boundary-mode artifacts at deep dimming.
  • Evidence: log efficiency surfaces (VIN × ILED), SW overshoot/ringing amplitude, and temperature rise of the switch and inductor.

Sense loss & current measurement penalty (Rsense + CSA)

  • Rsense I²R: a clean sensing signal costs power. At higher ILED, sense loss becomes a significant budget item.
  • CSA power: amplifier consumption is smaller than Rsense loss but still adds to thermal load in compact drivers.
  • Practical evaluation: include sense loss explicitly in the loss breakdown and validate via Rsense hotspot temperature.
Fast optimization loop (what to change first) If hotspots concentrate on FETs → review conduction + switching loss split. If hotspots concentrate on L → review DCR/core loss. If Rsense runs hot → quantify sense loss and revisit sensing gain/architecture within the page scope.
Figure F8 — Loss breakdown map: conduction, switching, sense, and inductor losses A block diagram that decomposes buck driver losses into four categories. Arrows show how these losses drive temperature rise and reduce efficiency. Hotspot labels highlight MOSFET, inductor, and sense resistor as primary thermal nodes. Loss breakdown (Buck CC power stage) Four loss knobs drive efficiency and temperature rise. Keep labels short; validate with hotspot maps. Input power VIN × IIN Conduction Rds(on) Vf / wiring Switching Qg / tr tf Coss Sense Rsense I²R CSA power Inductor DCR core loss Efficiency η Temp rise ΔT Hotspots: FET / L / Rsense Validate with: efficiency surface (VIN × ILED) + thermal map + SW ringing + IL ripple + Rsense temperature
Figure F8. A compact loss map that keeps buck CC optimization grounded: conduction, switching, sense, and inductor losses all feed into efficiency and temperature rise, and should be verified by hotspot maps.
Cite this figure: “Buck LED Driver (CC) — Figure F8 (Loss breakdown map), ICNavigator Lighting & LED Drivers.”

H2-9. Layout & EMI for Buck LED drivers (what to do, what to measure)

The fastest way to stabilize a buck constant-current LED driver is to treat layout as a measurable system: minimize the hot loop, contain the SW dv/dt region, and protect the sense/Kelvin path. This section intentionally focuses on practical actions and quick evidence (near-field, ringing, injection paths), without expanding into a full compliance framework.

Top-5 “must do” actions (with pass/fail evidence) (1) Hot loop minimized → SW overshoot/ringing drops • (2) SW zone contained → near-field hotspot becomes smaller/less intense • (3) Rsense Kelvin + single-point return → Vsense noise decouples from SW edges • (4) Power/Signal GND join at one point → COMP/Vsense become stable • (5) Quick EMI evidence recorded → ringing frequency + hotspot location + ILED jitter correlation.

1) Key loop: the HOT loop (HS switch–LS/GND–Cin) must be minimized

  • What to do: place Cin tight to the switching path so the high di/dt current returns locally, not through the board.
  • Why it matters: the hot loop area directly drives radiated/near-field energy and amplifies SW ringing.
  • What to measure: compare TP2 SW overshoot and ringing amplitude before/after loop minimization; near-field scan around Cin/switch perimeter.

2) SW node: control area, routing, and zoning (SW is the main dv/dt noise source)

  • What to do: keep SW copper short/small; keep SW away from sense/COMP/EN; enforce a noisy-zone boundary.
  • What to avoid: SW traces crossing into the quiet/sense zone or running parallel to Kelvin sense lines.
  • What to measure: record ringing frequency (dominant oscillation band) and correlate with near-field hotspot positions.

3) Rsense Kelvin: single-point return and distance from SW noise

  • What to do: route Kelvin sense as a tight pair from Rsense directly to the control/sense block; return reference at a defined star point.
  • Why it matters: injected sense noise converts directly to ILED jitter, flicker, false OCP, and unstable deep dimming.
  • What to measure: probe Vsense vs SW edge timing; if Vsense noise is phase-locked to SW transitions, an injection path exists.

4) Ground strategy: power/signal ground meet at a measurement-stable point

  • What to do: isolate the high-current return from sensitive analog reference; merge at a controlled junction near the controller reference.
  • Acceptance check: COMP and Vsense remain stable across PWM dimming edges and load transients, without “spikes” aligned to SW dv/dt.

5) Fast EMI evidence: near-field scan + ringing + dv/dt/overshoot

  • Near-field scan: sweep HOT loop perimeter, SW zone, inductor, and input leads; document top 3 hotspots.
  • Ringing capture: record SW overshoot peak and ringing frequency band; track changes after each layout/zoning iteration.
  • Injection proof: correlate Vsense noise bursts with ILED ripple/jitter at deep dim points (1%/5% duty).
Evidence fields (log these every iteration): SW overshoot peak • ringing frequency band • near-field hotspot map (location + relative intensity) • Vsense noise amplitude/time-alignment vs SW edges • ILED ripple/jitter at 1%/5%/20% dim.
Figure F9 — Layout zoning map for Buck CC LED driver (hot loop, SW zone, sense zone) A top-view zoning diagram: hot loop near Cin and switches, SW noisy region containment, quiet control zone, Kelvin sense path from Rsense, and forbidden crossing lines to prevent noise injection. Layout zoning (what to protect, what to contain) Blocks + loop arrows + “no-cross” lines. Capture near-field hotspots and SW ringing as evidence. Input / Cin Place tight Cin VIN Switch + SW zone Contain dv/dt HS LS SW Noisy zone boundary Inductor L LED String LED+ LED- Sense zone Kelvin + star return Rsense Quiet control zone EA / COMP / logic COMP Vsense FAULT HOT loop Kelvin pair No SW crossing Evidence: near-field hotspots • SW ringing band • Vsense injection ↔ ILED jitter
Figure F9. A zoning-first layout view: shrink the hot loop, contain the SW dv/dt region, and keep Kelvin sense inside a quiet zone with a controlled return point.
Cite this figure: “Buck LED Driver (CC) — Figure F9 (Layout zoning map), ICNavigator Lighting & LED Drivers.”

H2-10. Validation & field debug playbook (symptom → evidence → isolate → first fix)

This playbook is designed to isolate root causes with minimal tools by enforcing a repeatable pattern: Symptom → first 2 measurements → discriminator evidence → first fix. Each symptom below maps to the page’s evidence fields (SW, IL, Vsense, COMP, VIN, FAULT, temperature) so failures can be reproduced and closed quickly.

Minimum toolset (fast and sufficient) Scope on SW and COMP/Vsense • current view (ILED or IL) • near-field probe for hotspot scan • temperature capture (NTC/spot/thermal map) • FAULT pin/flag log.
Symptom 1 — ILED ripple / flicker (worse in deep dimming)
First 2 measurements:SW + Vsense (or ILED + Vsense at 1% / 5% / 20% dim points)
Discriminator evidence:Vsense noise phase-locked to SW edges → injection path; bursty envelope at low duty → dimming boundary behavior
First fix:contain SW zone + improve Kelvin return; add damping to reduce ringing; switch to hybrid dimming near the lowest current region
Symptom 2 — Brightness drifts with temperature
First 2 measurements:Temperature point (NTC/board) + ILED (or Vsense)
Discriminator evidence:Drift tracks Rsense heating gradient → sense error; slope follows derating curve → OTP/thermal foldback path
First fix:reduce thermal gradient at Rsense; tune derating slope and hysteresis; confirm Kelvin routing is not temperature-sensitive by layout
Symptom 3 — Drops out of constant current near low VIN (dropout region)
First 2 measurements:VIN + VLED (plus COMP or Vsense when the event happens)
Discriminator evidence:Headroom collapses (VIN − VLED − VSW margin) → duty clamps high; COMP saturates while ILED falls → true dropout
First fix:re-define VIN operating boundary with margin; reduce conduction drops; adjust UVLO/restart hysteresis to avoid chatter at the edge
Symptom 4 — Intermittent reset / hiccup cycling
First 2 measurements:VIN + FAULT (then SW duty behavior during the cycle)
Discriminator evidence:FAULT indicates UVLO/SCP/OTP; hiccup period is stable → protection state machine; VIN dips align with restarts → brownout policy
First fix:add UVLO hysteresis + controlled restart delay; verify OCP/SCP thresholds; ensure hot loop is tight so transients do not self-trigger faults
Symptom 5 — Turn-on overshoot trips protection
First 2 measurements:ILED (or Vsense) + FAULT (optional SW capture for edge behavior)
Discriminator evidence:Peak IL/ILED spikes before regulation → soft-start/limit issue; FAULT=OCP/OVP shortly after enable → threshold/timing mismatch
First fix:increase soft-start control; limit peak current; verify inductor saturation margin; tune fault blanking/filters without masking real faults
Symptom 6 — EMI fails quickly / nearby devices disturbed
First 2 measurements:Near-field hotspot scan + SW ringing capture (overshoot + ringing band)
Discriminator evidence:Hotspot centered on hot loop/SW zone → layout containment issue; ringing band strong/stable → edge energy dominates emissions
First fix:shrink hot loop; reduce SW copper; add controlled damping (gate/RC) to reduce ringing; re-check Vsense injection after each change
Symptom 7 — Some LED strings falsely trip open/short
First 2 measurements:LED node voltage (VOUT/LED+) + FAULT (then Vsense around the event)
Discriminator evidence:Fast VOUT spikes/dips align with FAULT → threshold/blanking; Vsense noise spikes align to SW → injection causing false detection
First fix:tune OVP/SCP thresholds and timing filters; improve connector/contact stability; ensure sense and detect paths are kept out of SW noisy zone
Symptom 8 — Oscillation / audible squeal during load changes
First 2 measurements:COMP + Vsense (or COMP + ILED during a step)
Discriminator evidence:COMP shows periodic limit-cycle; SW period jitter or subharmonic signature appears near boundary → stability/compensation issue
First fix:adjust compensation for margin; verify stability at deep dim points; if needed, change dimming mode in the lowest region to avoid unstable operating boundaries
Closing rule (how to converge fast) If FAULT/hiccup dominates → close protection logic first. If Vsense aligns with SW edges → fix layout injection path first. If COMP oscillates → stabilize the loop first. If temperature dominates → close derating and hysteresis first.
Figure F10 — Debug decision tree: symptom → two measurements → root cause → first fix A decision tree diagram. Left: eight symptoms. Next: recommended two measurement points. Middle: five root-cause buckets. Right: five first-fix actions. Arrows guide a fast diagnostic flow. Decision tree (symptom → 2 measurements → cause → first fix) Use the same evidence fields across all failures: SW, IL/ILED, Vsense, COMP, VIN, FAULT, Temp. Symptoms Measure (2 points) Root cause bucket First fix Ripple / flicker Thermal drift Dropout @ low VIN Hiccup / resets Startup overshoot EMI disturb / fail False open/short Oscillation / squeal SW + Vsense Temp + ILED VIN + VLED VIN + FAULT ILED + FAULT Near-field + SW VOUT + FAULT COMP + Vsense Sense injection Thermal / derating Protection / FAULT Power stage limits Loop stability (COMP) Kelvin / zoning fix Derating + hysteresis Threshold / timers L / fsw / damping Compensation tweak Evidence fields: SW • IL/ILED • Vsense • COMP • VIN • FAULT • Temp • hiccup period
Figure F10. A practical diagnostic tree: start from the symptom, measure two points, classify the root cause, and apply the smallest first fix that changes the evidence.
Cite this figure: “Buck LED Driver (CC) — Figure F10 (Field debug decision tree), ICNavigator Lighting & LED Drivers.”

H2-11. IC/BOM selection checklist (controller, sense amp, FETs, inductor, protection parts)

This checklist avoids “MPN dumping” and instead ties every BOM choice to the same five KPIs defined earlier: Accuracy, Compliance headroom, Ripple/Flicker stability, Protection behavior, and Thermal/Efficiency. Example MPNs are included as replaceable references—always verify ratings and availability for the target VIN, ILED, and thermal limits.

How to use this section (fast) (1) Lock operating window: VIN, VLED, ILED, fsw, dimming mode • (2) Choose parts by KPI impact (not by “best-looking datasheet”) • (3) Validate by evidence fields: SW overshoot/ringing, Vsense noise, COMP stability, ILED ripple at 1%/5%/20%, FAULT state behavior, hotspot temperatures.
A) Controller / Driver IC (control method, dimming support, protection strategy)
Selection dimensions: Control method (peak/average current-mode or outer CC loop) • Dimming method support (PWM / analog / hybrid) • OVP(open LED)/SCP/UVLO/OTP policies (hiccup vs latch, blanking/timers) • Switching frequency range (and optional spread-spectrum) • Reference accuracy and temp drift.
Common pitfalls: “PWM dimming supported” but minimum on/off timing causes bursty envelope at 1–5% • protection timers too aggressive → nuisance hiccup cycling • fsw chosen for small magnetics but switching loss and ringing dominate thermal/EMI • control method boundary behavior not validated at deep dimming.
MPN examples (buck LED driver / controller ICs): Integrated-switch buck LED drivers (simpler BOM): Diodes Inc AL8805, Diodes Inc AL8860, TI TPS92512
External-switch buck LED controllers (more scalable power): Analog Devices LT3965, onsemi NCL30160
Automotive/harsh-environment families often used in lighting: TI TPS92662 (LED driver family), Infineon TLDxxxx (LED driver families)
KPI mapping (ties back to H2-2): Controller → dimming depth & flicker behavior • loop stability margin (COMP) • FAULT state machine behavior • efficiency via fsw and gate drive.
B) Current sense path (Rsense + sense amplifier / CSA)
Selection dimensions: High-side vs low-side sensing (common-mode range and ground-noise tolerance) • Offset and drift (dominates low-current accuracy) • Bandwidth/filtering (needed for the chosen control method) • CMRR / transient immunity (survive SW dv/dt without output “glitches”) • Kelvin routing and star return dependency.
Common pitfalls: “Low offset” CSA that misbehaves under fast common-mode transients → false current spikes • Rsense placed in a thermal gradient → accuracy drifts with board temperature • inadequate Kelvin routing → Vsense noise becomes phase-locked to SW edges • CSA bandwidth too low for the chosen sampling mode → slow or distorted current control.
MPN examples (CSA / current sense amplifiers): General-purpose CSA: TI INA180, TI INA181, TI INA190
PWM/switching-friendly CSA (enhanced transient rejection): TI INA240
High-side current sense (common in power stages): Analog Devices LTC6102, Analog Devices LTC6106
Legacy/common alternatives: Maxim (ADI) MAX4080
KPI mapping (ties back to H2-2): Sense path → absolute ILED accuracy & temp drift • deep-dim stability (noise fraction) • false OCP/FAULT risk • ripple/jitter via injection.
C) Power switch (MOSFET) and diode / synchronous rectification choice
Selection dimensions: MOSFET: VDS margin (incl. SW overshoot), RDS(on) (conduction loss), Qg (switching loss), package thermal (RθJA/board copper) • Diode: VRRM margin, IF/IFSM, reverse recovery (Qrr) and softness, junction capacitance (affects ringing) • Sync vs diode: efficiency gain vs switching complexity/noise.
Common pitfalls: “Low RDS(on)” picked but Qg is large → switching loss dominates at the chosen fsw • diode Qrr amplifies SW ringing → EMI and overshoot worsen • VDS headroom too tight → sporadic overstress during load steps/LED open events • package too small → hotspot temperature undermines lifetime.
MPN examples (MOSFETs / diodes often used in buck LED stages): MOSFET examples (select VDS to match VIN + overshoot): Infineon BSC340N08NS3 (80V class), Vishay SiRxxxxDP families (30–60V classes), onsemi NTMFSxxxx families
Schottky/rectifier examples: SS56 (5A 60V, many vendors), MBR560 (5A 60V class), STPS5H100 (higher-voltage Schottky class)
KPI mapping (ties back to H2-2): MOSFET/diode → efficiency & temperature rise • SW ringing energy (EMI) • transient behavior during dimming edges and fault entry/exit.
D) Inductor (Isat margin, DCR loss, noise, size trade-off)
Selection dimensions: Saturation current (Isat) margin vs peak IL (startup/transients) • DCR (conduction loss + thermal drift) • core/material for acoustic noise and EMI • shielding style and footprint vs thermal path.
Common pitfalls: Isat chosen from “typical” conditions; startup/OVP events push IL peak higher → sudden distortion and FAULT trips • DCR heating raises loss → thermal positive feedback • unshielded inductors create strong near-field hotspots → EMI troubles.
MPN examples (power inductors commonly used in buck converters): Shielded power inductors: Coilcraft XAL7030-472 (4.7µH family example), TDK SPM6530T-4R7M, Würth 74437346047 (WE series examples), Sumida CDRHxxxx families
KPI mapping (ties back to H2-2): Inductor → IL/ILED ripple magnitude • EMI near-field hotspot strength • efficiency via DCR • audible noise and stability at deep dim.
E) Protection / damping parts (TVS, snubber, NTC, divider tolerances)
Selection dimensions: TVS: working voltage (VRWM), clamp level, surge energy rating, capacitance (affects edge ringing) • RC snubber: target ringing band reduction vs added loss • NTC: thermal coupling to hotspot, beta curve, placement for meaningful sensing • divider network: tolerance + tempco stack-up directly shifts OVP/UVLO thresholds.
Common pitfalls: TVS chosen only by “voltage” but capacitance worsens switching loss/edge behavior • snubber added blindly → heats the board without actually damping the dominant ringing mode • NTC placed too far from hotspot → OTP/derating reacts late • divider tolerance not budgeted → nuisance OVP/UVLO at corners.
MPN examples (replaceable protection references): TVS (select per VIN and surge spec): SMBJ33A, SMBJ58A, SMBJ64A (SMBJ family examples)
NTC thermistors: TDK/EPCOS B57891M0104J000 (example), Vishay NTCLE100E3xxxx families
Snubber parts (use stable MLCC + thick-film resistor families): Murata GRM MLCC families + Vishay CRCW resistor families
KPI mapping (ties back to H2-2): Protection parts → FAULT behavior quality (no false trips) • SW ringing containment (EMI) • thermal reliability via accurate sensing/derating thresholds.
Figure F11 — BOM to KPI mapping for Buck constant-current LED drivers A block-style mapping diagram. Left: BOM categories (controller, sense, MOSFET/diode, inductor, protection). Right: KPI targets (accuracy, ripple/EMI, dimming depth, protection behavior, thermal/efficiency). Arrows show how each BOM choice impacts KPIs. Includes small icons for each category. BOM → KPI mapping (use this to audit selections) Map each BOM choice to the H2-2 KPIs, then validate with SW/Vsense/COMP/FAULT evidence. BOM blocks KPIs Controller control • dimming • FAULT PWM COMP Sense Rsense • CSA • Kelvin Rsense Kelvin FET / Diode Rds • Qg • Qrr FET D Inductor Isat • DCR • noise L Protection TVS • snubber • NTC TVS R C Accuracy Ripple / EMI Dimming depth Protection behavior Thermal / Efficiency Validate: SW overshoot/ringing • Vsense noise • COMP stability • FAULT policy • hotspots
Figure F11. A block-style BOM-to-KPI map. Use it as a quick audit: each BOM choice should clearly improve at least one KPI without breaking another.
Cite this figure: “Buck LED Driver (CC) — Figure F11 (BOM → KPI mapping), ICNavigator Lighting & LED Drivers.”
One-line rule to avoid expensive mistakes If a part choice changes the evidence (SW ringing, Vsense injection, COMP oscillation, FAULT cadence, hotspot temperature), it changes the KPI—so always validate by measurement, not by datasheet headlines.

Request a Quote

Accepted Formats

pdf, csv, xls, xlsx, zip

Attachment

Drag & drop files here or use the button below.

H2-12. FAQs (12) — evidence-first answers (no scope creep)

Rule for every answer on this page Each FAQ returns to the same evidence fields: VIN, VLED, ILED, Vsense, COMP, SW, IL, FAULT, Temp. Each answer includes “measure first” + “what proves it” + “first fix” and links back to the mapped chapters.
Q1VIN is high enough—why does ILED slowly droop over time?

A slow droop is usually loop headroom or a stability/limit interaction, not a “missing VIN spec.” Measure: VLED and COMP while logging ILED. Proves it: COMP creeping toward saturation while ILED falls indicates duty/headroom or compensation margin; a step change with temperature points to derating. First fix: re-check headroom budget and tune compensation at the operating corner.

Maps to: H2-2 / H2-5
Q2At 1% dimming it flickers—PWM frequency issue or loop instability?

Deep-dim flicker is most often a control-boundary problem that the PWM choice exposes. Measure: ILED ripple envelope and COMP during 1% PWM. Proves it: flicker locked to PWM edges suggests timing/frequency; low-frequency COMP hunting or half-rate patterns point to instability or current-mode boundary. First fix: move PWM into a safe band and validate compensation specifically at 1–5% operation.

Maps to: H2-6 / H2-5
Q3Brightness drifts a lot with temperature—Rsense drift or LED Vf?

Separate “electrical current drift” from “optical efficacy drift.” Measure: Vsense and Temp while tracking ILED. Proves it: if Vsense/ILED stays constant but brightness changes, LED efficacy/Vf effects dominate; if Vsense shifts with temperature, the sense/reference path is drifting. First fix: tighten the error budget (Rsense tempco, CSA offset drift) before compensating LED optical roll-off.

Maps to: H2-4 / H2-2
Q4OVP/open-LED triggers at turn-on—divider noise or truly no load?

Startup OVP trips are commonly “sense-node injection,” not a real open LED. Measure: FAULT timing with VLED rise and the OVP sense node (or equivalent). Proves it: a VLED spike aligned with SW ringing suggests real overshoot; a clean VLED with a noisy sense node indicates layout/RC filtering deficiency. First fix: harden the sense node and reduce SW coupling before changing thresholds.

Maps to: H2-7 / H2-9
Q5Intermittent hiccup resets—UVLO too tight or input surge triggers?

Hiccup behavior must be correlated with input rail events. Measure: VIN droop during turn-on/transients and FAULT cadence. Proves it: VIN crossing UVLO with little margin indicates threshold/hysteresis issues; a fast spike followed by protection entry points to inrush or transient-triggered policies. First fix: add hysteresis/time filtering where appropriate and tune soft-start/inrush limiting to keep VIN out of the UVLO window.

Maps to: H2-7 / H2-10
Q6SW ringing is large but efficiency is fine—RC damping first or layout first?

Start with the dominant energy source: loop inductance vs device parasitics. Measure: SW overshoot/ringing frequency and hotspot location with a near-field probe (if available). Proves it: ringing that changes strongly with probe/loop geometry implies layout (HOT loop); ringing insensitive to routing but sensitive to device choice implies parasitic capacitance/Qrr. First fix: shrink the hot loop and SW copper first, then add a targeted snubber to damp the remaining resonance.

Maps to: H2-9 / H2-8
Q7Sense voltage spikes cause current jitter—Kelvin routing or ground bounce?

Most “mystery jitter” is SW-correlated injection into the sense path. Measure: Vsense and SW simultaneously (same timebase). Proves it: spikes phase-locked to SW edges indicate coupling; spikes that scale with load return current indicate ground bounce and return-path mixing. First fix: enforce true Kelvin routing to Rsense, keep the sense loop in a quiet zone, and star-join signal ground away from the hot loop.

Maps to: H2-4 / H2-9
Q8After changing the inductor it squeals/oscillates—saturation or compensation boundary?

A new inductor changes both the power pole and the stress margins. Measure: IL (or inferred ripple via SW) and COMP under the same dimming point. Proves it: clipped/flattened current ripple suggests saturation; periodic COMP wandering or bursty duty indicates loop margin loss. First fix: verify Isat headroom at startup/transients, then re-tune compensation for the new L/DCR and confirm stability at deep dim and near-dropout corners.

Maps to: H2-8 / H2-5
Q9After short-circuit recovery the brightness is wrong—hiccup policy or soft-start?

Post-fault brightness errors are usually “recovery sequencing,” not LED changes. Measure: FAULT cadence and ILED/COMP during the first two retry cycles. Proves it: slow ramp limited by soft-start shows as COMP constrained while ILED stays low; incorrect hiccup timers show repeated early cutoffs. First fix: tune the retry timer, blanking, and soft-start ramp so recovery reaches regulation without re-triggering protection, then validate with a controlled short-release test.

Maps to: H2-7 / H2-10
Q10PWM dimming shows camera banding—sensitive frequency region or ripple too large?

Camera banding typically comes from PWM beat frequencies or a low-frequency ripple envelope. Measure: PWM frequency/duty and the ILED envelope (not just peak ripple). Proves it: banding that changes predictably with PWM frequency indicates a sensitive region/beat; banding that persists across PWM settings often indicates a ripple envelope created by control interaction. First fix: move PWM out of common rolling-shutter bands and use hybrid dimming to keep the current loop in a stable operating region with a low envelope ripple.

Maps to: H2-6 / H2-2
Q11Multi-string LEDs (parallel branches) have uneven currents—matching or sense location first?

Branch imbalance is most often a topology/sense-placement issue, not “LED binning” alone. Measure: per-branch current (two branches) and total Vsense/ILED. Proves it: stable total current with drifting branch currents indicates missing balancing/equalization; branch currents that move with SW noise imply sensing/ground reference issues. First fix: confirm the block architecture and where sensing occurs, then add branch balancing (or redesign sense placement) before chasing minor LED matching.

Maps to: H2-4 / H2-3
Q12Near low VIN it goes bright/dim—dropout or control-mode region crossing?

Bright/dim cycling near the boundary is either dropout headroom loss or a control boundary effect. Measure: VIN vs VLED margin and COMP saturation behavior. Proves it: duty/COMP pinned with falling current indicates dropout; oscillatory COMP and periodic ILED bursts can indicate region-crossing instability. First fix: increase compliance headroom (or derate current) at the boundary and validate compensation with the exact L/C and dimming mode used at low VIN operation.

Maps to: H2-1 / H2-5
Figure F12 — FAQ to evidence to chapter map (Buck CC LED driver) A navigation diagram mapping each FAQ (Q1–Q12) to two evidence fields (VIN/VLED/ILED/Vsense/COMP/SW/IL/FAULT/Temp) and to the target chapters H2-1 to H2-10. Designed as a quick index for field debug and reading order. FAQ → Evidence → Chapter map Pick a symptom, measure two fields, then jump to the mapped chapter. Q1 slow ILED droop Q2 1% dim flicker Q3 temp drift Q4 startup OVP Q5 hiccup resets Q6 SW ringing Q7 Vsense spikes Q8 inductor change Q9 post-short odd Q10 camera banding Q11 multi-string Q12 low VIN hunt Evidence VIN VLED ILED Vsense COMP SW IL FAULT Temp H2-1 Fit window H2-2 Specs H2-3 Arch H2-4 Sensing H2-5 Loop H2-6 Dimming H2-7 Protection H2-8 Power stage H2-9 Layout/EMI H2-10 Debug Shortcut: Pick a FAQ → measure two evidence fields → jump to the mapped chapter block.
Figure F12. FAQ navigation map: each question is tied to two evidence fields and the chapter where the root cause is usually resolved.
Cite this figure: “Buck LED Driver (CC) — Figure F12 (FAQ → Evidence → Chapter map), ICNavigator Lighting & LED Drivers.”