123 Main Street, New York, NY 10001

EEG / EMG / EP Front-End Design: Noise, PGA, and Isolation

← Back to: Medical Imaging & Patient Monitoring

Clean EEG/EMG/EP waveforms are achieved by system discipline—not just “more ADC bits”. Prioritize input symmetry, a noise-and-bandwidth budget, robust 50/60 Hz suppression, fast recovery from artifacts, and isolation that is verified not to inject noise.

H2-1 · System context: what EEG/EMG/EP chains must withstand

This section frames the real-world stressors that dominate EEG/EMG/EP performance. It explains why resolution alone does not guarantee clean waveforms, and it defines the signal-chain boundaries covered on this page.

Typical “symptoms” seen in recordings
  • Stable 50/60 Hz hum that grows when electrode contact worsens or cable routing changes.
  • Slow baseline wander or large low-frequency drift after motion, sweat, or electrode repositioning.
  • Sudden saturation and long recovery tails that mask short event windows (critical for evoked potentials).
  • Step-like offsets or drift bursts when lead-off sensing is enabled/disabled or when bias paths change.
  • Repeatable noise increase after isolation, data-link, or power-domain changes (coupling across boundaries).
Engineering constraints that drive the outcome
  1. High-impedance, time-varying electrode interface. Source impedance changes reshape noise, bias errors, and coupling—so “stable performance” must be designed, not assumed.
  2. Common-mode (CM) injection with real physical paths. Mains coupling reaches the electrodes as CM; any imbalance (impedance mismatch, protection leakage, routing asymmetry) converts CM into differential error.
  3. Front-end noise and low-frequency drift. EEG/EP sensitivity makes 1/f noise, bias-current effects, and RC time constants decisive—often more than ADC bits.
  4. Isolation boundary behavior. Isolation improves safety, but parasitic coupling and power-return strategy can re-introduce hum/noise unless the boundary is placed and referenced intentionally.
Page boundary (to avoid topic overlap)
Focus stays on electrode input network, ultra-low-noise AFE + PGA, 50/60 Hz suppression stack, ADC/anti-alias choices, isolation-aware data links, and verifiable test methods. Other monitoring chains are not expanded here.
System context for EEG/EMG/EP signal chains Block diagram showing patient electrodes through input protection and bias into an ultra-low-noise AFE with PGA, then anti-alias filtering, ADC, an isolation boundary, and host DSP. A sidebar highlights mains coupling, motion artifacts, transient events, and isolation boundary coupling. What the chain must withstand Patient interface · Common-mode injection · Noise/drift · Isolation boundary coupling Stressors 50/60 Hz CM coupling Motion Artifacts Transients ESD / pulses Isolation Boundary effects Electrodes High-Z interface Input Protection · Bias Lead-off sense Ultra-low-noise AFE + PGA Gain staging Avoid saturation Anti-alias Filter 50/60 Hz reject ADC Noise floor Sync stable Isolation boundary Host DSP Artifact detection Quality metrics Design goal: keep analog quiet, control gain and bandwidth, then isolate the data path without re-introducing hum.

H2-2 · Signal classes & bandwidth: EEG vs EMG vs EP (without drifting)

The comparison below exists for one purpose: selecting gain staging, bandwidth, filtering, and ADC/anti-alias strategy. It does not expand into unrelated monitoring chains.

Signal Bandwidth / window Typical stressor Direct design impact
EEG Low-frequency content dominates; baseline stability matters. 50/60 Hz CM conversion, motion drift, electrode impedance changes. Prioritize low 1/f noise, stable biasing, careful high-pass corner selection, and predictable CM behavior.
EMG Wider bandwidth and larger burst dynamics. Saturation from bursts, cable motion, aliasing if anti-alias is weak. Use gain staging and fast recovery; anti-alias filtering and sampling strategy must cover worst-case activity.
EP Event-driven analysis: short time windows around repeated stimuli. Timing misalignment, drift across averages, post-saturation recovery tails. Stability and repeatability dominate: synchronized sampling, controlled recovery, and consistent filtering across trials.
Three conclusions that drive circuit decisions
  1. Design from the worst common-mode and electrode conditions so the front end does not saturate or drift; ADC resolution is secondary.
  2. EEG is often limited by low-frequency noise/drift; EMG by bandwidth and saturation management; EP by time alignment and repeatability.
  3. Keep analog filtering minimal and purpose-driven (anti-alias, basic baseline control), then reserve adjustable shaping for the digital domain.
Bandwidth view for EEG vs EMG vs EP with 50/60 Hz interference Three simplified spectrum lanes show EEG low-frequency emphasis, EMG wider bandwidth, and EP event window focus. A vertical 50/60 Hz bar indicates mains interference affecting all signals. Signal classes vs bandwidth Comparison exists to set gain, filters, anti-alias, and sampling strategy Low f High f 50/60 Hz EEG Low-frequency emphasis (noise and drift sensitive) Careful high-pass corner EMG Wider bandwidth (anti-alias and saturation control) PGA EP Event window focus (repeatable trials) Synchronized sampling Average improves SNR Visual takeaway: mains interference touches every lane; chain design chooses where to prevent, reject, and cancel it.

H2-3 · Noise budget: what “ultra-low-noise” really means in practice

“Ultra-low-noise” is not a single spec; it is a controlled sum of noise contributors, all translated to the input and evaluated over a defined bandwidth. A practical budget makes the dominant contributor visible, so improvements target the right block instead of chasing ADC bits.

Budget chain (input-referred, band-limited)
  • AFE input noise (en, in): sets the floor early; later gain amplifies it along with the signal.
  • Resistor thermal noise: bias/series/protection resistors can dominate for high source impedance inputs.
  • PGA gain & noise bandwidth: integrated noise grows with bandwidth; gain staging decides headroom vs noise.
  • ADC equivalent input noise: only becomes limiting after the analog chain is already “quiet enough”.
  • Residual 50/60 Hz: not random noise, but it can raise the apparent floor if common-mode converts to differential.
Quick estimation workflow (repeatable)
  1. Choose a target bandwidth (the bandwidth used for performance claims and test conditions).
  2. Translate each contributor to the input (input-referred): AFE, resistors, ADC, and any known residual tones.
  3. Integrate noise over bandwidth (do not compare density numbers without bandwidth).
  4. Combine by RSS for uncorrelated sources, then identify the largest contributor.
  5. Optimize the dominant block first; do not spend effort where contribution is already minor.
Core ideas (input-referred):
- Resistor thermal noise density:  e_n,R ≈ sqrt(4·k·T·R)  [V/√Hz]
- Band-limited RMS (white noise):  e_rms ≈ e_n · sqrt(BW)
- Combine (uncorrelated):          e_total ≈ sqrt(e1² + e2² + e3² + ...)
Rule of thumb:
- If e_AFE + e_R already exceeds e_ADC(eq) by a clear margin, upgrading ADC resolution yields little benefit.
Why the first amplifier dominates
Noise added ahead of the main gain stage is amplified along with the signal. If the input stage wastes SNR, later stages and digital processing can reshape spectra but cannot reconstruct information buried below the early noise floor.
Noise budget stacked view for an EEG/EMG/EP front end A stacked bar illustrates input-referred noise contributions from resistor thermal noise, AFE noise, ADC equivalent noise, and residual 50/60 Hz. A side panel highlights how to prioritize optimization based on the dominant contributor. Noise budget (input-referred, band-limited) Identify the dominant contributor before changing architecture Total input-referred noise Low High R noise AFE ADC 50/60 Legend Resistor thermal AFE (en / in) ADC equivalent Residual 50/60 Optimization priority 1) Fix the dominant block largest segment first 2) Reduce bandwidth waste noise integrates with BW 3) Treat 50/60 as a path prevent CM→DM 4) Upgrade ADC last only after analog is quiet A budget is a decision tool: translate, integrate, compare, then optimize.

H2-4 · Input interface: electrode impedance, biasing, and lead-off without killing noise

The input interface is where high impedance, time-variation, and safety constraints meet. Good results come from symmetry, controlled bias paths, and lead-off sensing that stays out of band and does not convert common-mode energy into differential error.

Three conflicts that must be resolved (not avoided)
  1. Higher input impedance helps electrode loading, but a bias return is still mandatory for stable operating points.
  2. Lead-off injection/sensing is useful, but it must stay out of band and remain symmetric to avoid hum or steps.
  3. Protection devices are required, yet leakage and mismatch can create drift and CM→DM conversion when signals are tiny.
Do
  • Keep impedances symmetric on both inputs to minimize CM→DM conversion.
  • Make the bias return explicit and predictable; treat it as part of the noise budget.
  • Place lead-off injection out of signal band and ensure it can be filtered cleanly.
  • Use matched protection where possible; avoid asymmetry that turns hum into differential error.
  • Choose input RC for stability + RFI control without inflating thermal noise unnecessarily.
Don’t
  • Do not chase “infinite input impedance” by using huge resistors without checking thermal noise and recovery.
  • Do not inject lead-off in-band or through unbalanced paths that modulate the waveform.
  • Do not assume protection leakage is negligible; for microvolt-level signals it can create slow drift.
  • Do not route bias or shield returns in a way that creates a new hum injection loop.
  • Do not accept long saturation or step recovery; it can erase EP windows and degrade measurement repeatability.
Acceptance checks (simple, observable)
  • Turning lead-off on/off does not create visible baseline steps or long recovery tails in the recorded band.
  • Worsening electrode contact does not cause a disproportionate jump in 50/60 Hz residue (symmetry is holding).
  • Protection events recover in a controlled time, and the front end returns to a stable bias point without drift bursts.
  • Input RC changes do not shift the usable bandwidth unexpectedly or inflate the integrated noise beyond the budget.
Electrode model, bias network, and lead-off injection/sense path Diagram showing electrode equivalent impedance (Re, Ce), symmetric bias return, input protection, lead-off injection and sensing, and the AFE differential input. Different colored paths highlight signal, bias return, and lead-off injection. Input interface (symmetry, bias, lead-off) Keep lead-off out of band and prevent CM→DM conversion Electrode model Re Ce IN+ IN− Protection + Bias return Series R Clamp Rb+ Rb− Bias AFE differential input High CMRR Low en / drift Lead-off (out-of-band) Inject Sense bias return Risk: CM→DM conversion Risk: leakage drift Practical rule: symmetry first; lead-off out of band; treat leakage and bias paths as part of the noise budget.

H2-5 · 50/60 Hz suppression strategy stack: prevent, reject, cancel

Mains interference is usually a coupling path problem first, and a filtering problem second. Treat 50/60 Hz as common-mode energy that turns into differential residue when symmetry breaks. The most reliable approach is a three-layer stack: prevent injection and conversion, reject remaining residue with high CMRR and minimal distortion, then cancel only when necessary and safely controlled.

P
Prevent (path control)
  • Keep input impedances symmetric (bias, series, RC, protection).
  • Use matched leakage paths; asymmetry converts CM into DM.
  • Route electrode cables so both inputs see similar coupling.
  • Ensure shield/return choices do not create a new hum loop.
Common mistake: adding shielding but ignoring protection/bias mismatch.
R
Reject (minimal distortion)
  • Rely on high CMRR where it matters (around mains frequency).
  • Use high-pass carefully; corner choices affect waveform shape.
  • Use notch only when needed; it can distort phase and time-domain shape.
  • Prefer “just enough” analog filtering; keep flexible shaping downstream.
Common mistake: using a notch to hide a preventable coupling path.
C
Cancel (active reduction)
  • Actively drive a reference/common-mode to reduce CM amplitude.
  • Used when coupling cannot be fully prevented and residue remains.
  • Must keep stability and controlled patient-side paths in mind.
  • Verify it does not interfere with biasing or lead-off behavior.
Common mistake: enabling active cancel before symmetry is fixed.
Practical sequencing rule
If a notch filter “fixes” hum but waveform quality degrades, the stack order is wrong. Reduce injection and CM→DM conversion first, then apply the lightest rejection needed; consider active cancel only after path control is verified.
Mains coupling path and interception points for 50/60 Hz suppression Diagram showing mains coupling through body capacitance into electrode common-mode, which becomes differential residue through asymmetry. Prevent, reject, and cancel blocks are placed at interception points along the path. 50/60 Hz: coupling path → interception points Treat mains as common-mode energy that turns into differential residue when symmetry breaks Mains 50/60 Hz Human body Capacitive coupling C Input CM common-mode DM residue appears as hum Asymmetry CM → DM Prevent symmetry · shielding Reject CMRR · HP / notch Cancel active CM reduce Interference control works best when the coupling path is reduced before filters and active cancellation are applied.

H2-6 · PGA & dynamic range: gain staging that avoids saturation and preserves EP

A PGA exists because the input condition is not constant: electrode contact changes, EMG bursts appear, and EP analysis depends on short event windows. The goal is not maximum gain; the goal is to avoid deep saturation and long recovery tails that can erase usable data within an event window.

Wrong setup
  • Fixed high gain for all conditions
  • Wide bandwidth without anti-overload planning
  • No controlled limit or recovery strategy
What happens
  • Large disturbances drive the front end into saturation
  • Recovery tail lasts long enough to hide EP windows
  • Recorded data becomes non-repeatable across trials
Correct approach
  • Use gain staging: moderate first-stage gain, programmable later gain
  • Control bandwidth to reduce overload energy and noise integration
  • Use symmetric “soft landing” input limiting to avoid deep saturation
  • Verify short, predictable recovery so event windows remain usable
Acceptance checks (simple, observable)
  • After a large disturbance, the baseline returns quickly without a long tail that spans the EP window.
  • PGA setting changes do not create step offsets or slow drift in the recorded band.
  • Integrated noise does not rise sharply when bandwidth is widened; bandwidth changes are intentional and justified.
Saturation and recovery tail: bad vs improved behavior Two waveform panels compare long recovery after saturation versus improved fast recovery. EP window boxes indicate how recovery tails can erase usable event windows. Saturation → recovery tail (EP window impact) The danger is not saturation alone; it is the long tail that hides the event window Bad: deep saturation + long recovery Improved: soft limiting + fast recovery Saturation Recovery tail EP window missed Soft limit Fast recovery EP window usable Engineering goal: predictable recovery so short event windows are not erased by overload behavior.

H2-7 · Anti-alias & filtering: what to filter in analog vs digital

Filtering is most robust when responsibilities are split: analog performs non-negotiable tasks that digital cannot undo (anti-aliasing and minimal baseline control), while digital performs adjustable shaping (notch strength, band selection, and EP window processing). Irreversible “steep shaping” is minimized in analog to preserve waveform fidelity.

Filter responsibility matrix (engineering-first)
A
Analog must
  • Anti-alias LPF to prevent out-of-band folding into band.
  • Minimum baseline control to protect PGA/ADC headroom.
  • RFI entry reduction only where it prevents overload.
Goal: stop irreversible aliasing; avoid eating dynamic range.
O
Analog optional (use carefully)
  • Gentle bandwidth limiting to reduce integrated noise.
  • Light shaping only if it avoids saturation artifacts.
  • Avoid steep phase-warping filters unless justified.
Warning: steep analog shaping is hard to undo and can distort time-domain events.
D
Digital preferred
  • Notch strength (environment-dependent tuning).
  • Band selection (mode-dependent shaping).
  • EP window gating, averaging, and synchronous extraction.
  • Versionable profiles and switchable presets.
Benefit: adjustable, reversible, traceable.
Selection rule (fidelity-first)
If a filter can be tuned per mode or environment, it belongs in digital. If a filter prevents aliasing, it must exist in analog. Keep analog shaping minimal so time-domain morphology remains trustworthy.
Analog and digital filtering chain: anti-alias, baseline, notch, band, EP window Block diagram chaining minimal analog filtering (anti-alias low-pass and baseline high-pass) into ADC, then digital filtering blocks (notch, band, EP window/average). Labels show each block’s purpose. Filtering chain: minimal analog, adjustable digital Anti-alias must be analog; notch/band/EP processing is preferred in digital Signal EEG / EMG / EP Analog filter Anti-alias LPF Baseline HP ADC sample Digital filter Notch Band EP window Output waveform / metrics Key points • Anti-alias is mandatory in analog • Keep analog shaping minimal for fidelity • Prefer adjustable notch/band in digital Split responsibilities: stop aliasing in analog; keep tuning and profiles in digital.

H2-8 · Isolation & patient safety boundary: isolated data links without ruining signal integrity

Isolation is a boundary, not a magic shield. For microvolt-level recordings, the isolation choice is evaluated by signal integrity: where the boundary sits, how isolated power behaves, and how coupling (ground bounce, switching noise, timing disturbance) is verified. In most practical chains, isolation happens after the ADC so the fragile analog domain stays inside the patient-side island.

1) Where to isolate
  • Keep AFE + ADC inside the patient-side island.
  • Place isolation after ADC so the boundary carries digital signals.
  • Avoid analog-before-isolation approaches for microvolt chains.
Pitfall: letting the analog reference cross the boundary unintentionally.
2) How to power the island
  • Treat isolated power as part of the signal path.
  • Control switching noise so it does not modulate ADC/AFE reference.
  • Keep return paths predictable to avoid turning the boundary into a hum path.
Pitfall: isolated supply ripple becoming reference noise.
3) How to verify it
  • Compare noise floor with isolation load changes (before/after).
  • Look for repeatable transient spikes tied to isolator switching edges.
  • Check for timing disturbance signatures (jitter-like artifacts).
Pitfall: checking only averages and missing burst coupling.
Isolation success criteria (signal-chain view)
The boundary must break uncontrolled loops without introducing new coupling that raises noise floor, adds transients, or destabilizes timing. If isolation changes waveform behavior, the boundary needs rework.
Patient-side island and system-side block with isolation barrier Two island blocks show patient-side AFE/ADC and system-side DSP/storage separated by an isolation barrier for data and power. Arrows indicate coupling risks: switching noise, ground bounce, and common-mode path risk. Isolation boundary: two islands, controlled links Place isolation after ADC; manage isolated power noise and verify coupling artifacts Patient-side island Electrodes + input net AFE + PGA + filters ADC (sampling) Local ref quiet Isolated power noise risk System-side Host DSP Processing profiles Storage / display Isolation Data Power switching noise ground bounce CM path risk Keep the analog domain inside the patient island; verify isolation does not raise noise or add repeatable transients.

H2-9 · Artifacts & robustness: motion, EMG contamination in EEG, and electrode pops

Artifacts are unavoidable, so robustness is defined by three outcomes: the front end must avoid deep saturation, artifacts must be detectable, and segments must be markable so downstream analysis can ignore or down-weight them. The goal is not “perfectly clean waveforms,” but predictable behavior under motion, contact changes, and burst interference.

Symptom
Likely cause
How to localize
Mitigation (chain-focused)
Low-frequency drift
+ sporadic spikes
Contact impedance changes
and CM→DM conversion
LF band energy rises;
slope spikes (|dx/dt|);
clipping ratio increases
Prevent deep overload; keep recovery fast;
compute a quality flag and mark windows
Large step/impulse
+ long tail
Electrode “pop” event;
sudden charge injection
Amplitude outlier;
step + RC-like decay;
overload flag asserted
Soft-limit to avoid deep saturation;
expose overload marker; tag the segment as invalid
EEG looks “hairy”
(high-frequency texture)
EMG bursts mixed into EEG channel
HF/LF ratio rises;
line-length increases;
more zero crossings
Keep headroom so bursts do not clip;
compute HF contamination metric and mark it
Front-end must not “die”
  • Soft limiting rather than hard clipping when possible.
  • Fast, predictable recovery (no long tails across windows).
  • Overload indicator exported as a status bit/flag.
Detect & quantify
  • Clipping ratio and slope spike count.
  • Bandpower ratios (LF drift, HF contamination).
  • Template check for step + exponential tail.
Mark & protect downstream
  • Attach artifact tags to time windows (motion/pop/EMG).
  • Expose “channel quality” as a compact metric.
  • Include self-check events in the channel status stream.
Common artifacts: motion drift, electrode pop, EMG contamination Three waveform panels illustrate motion artifact (low-frequency drift plus spikes), electrode pop (large step with recovery tail), and EMG contamination (high-frequency texture). Each panel includes small detection feature labels. Artifact signatures and detection features Detect → tag → protect analysis (do not rely on filters alone) Motion artifact (LF drift + spikes) Electrode pop (step + long tail) EMG contamination in EEG (HF texture) Detect LF drift slope spikes Detect step + tail overload flag Detect HF power ↑ line length ↑

H2-10 · Validation & production test: how to prove performance with repeatable setups

Performance claims are only useful when test conditions are repeatable. A minimal validation set should cover: (1) input short noise under defined bandwidth/gain, (2) mains/CM suppression under controlled injection, (3) overload recovery time, and (4) isolation coupling impact on noise and timing. Use fixtures that make comparisons stable, not “most realistic.”

Validation checklist (each item includes a pass/fail placeholder)
1) Input short noise (defined BW + gain)
Setup: Short input via fixture; lock sampling rate, gain, and bandwidth profile.
Metric: Output RMS noise → input-referred noise; record the bandwidth used.
PASS if input-referred noise ≤ ___ @ BW=___; FAIL if unexpected drift/steps appear.
2) Mains / CMRR verification (controlled CM injection)
Setup: Inject same-phase 50/60 Hz as common-mode through an injection network; keep input symmetry controlled.
Metric: Residual differential component amplitude (or equivalent suppression).
PASS if residual ≤ ___ (or suppression ≥ ___ dB); FAIL if results vary strongly with cable routing/fixture state.
3) Saturation and recovery time (window safety)
Setup: Apply a repeatable overload pulse/step; capture the waveform and overload flag timing.
Metric: Time to return within ±X% of baseline; tail energy within the analysis window.
PASS if recovery time ≤ ___ ms to ±___%; FAIL if a long tail overlaps the defined event window.
4) Isolation coupling impact (noise + transients + timing)
Setup: Repeat the same input condition while toggling isolator activity and isolated-power loading states.
Metric: Noise floor delta, repeatable transient spikes, and timing-disturbance signatures (before/after).
PASS if noise delta ≤ ___ and no transients correlate with isolator edges; FAIL if artifacts appear only when isolation is active.
Minimal viable test jig (MVP)
Use (a) an electrode-emulation network for repeatable impedance/capacitance, (b) a controlled mains/CM injection network, and (c) a simple shielded enclosure to reduce “test luck” and make results comparable across builds and batches.
Repeatable test bench for EEG/EMG/EP front-end validation Test bench block diagram shows signal source and injection network feeding the front end, followed by isolation, capture, and analysis blocks. Metrics include noise, mains suppression, recovery time, and isolation coupling artifacts. Repeatable validation bench (setup → capture → metrics) Focus on comparability: same fixture, same conditions, measurable pass/fail outcomes Signal source noise / steps Injection net CM mains overload pulse Electrode emu R / C network Front end AFE + ADC overload flag Isolation data + power Capture DAQ / recorder Analysis Noise Mains / CMRR Recovery Use the same fixture and conditions to make noise, suppression, recovery, and isolation impacts comparable across builds.

H2-11 · Design checklist: build it right the first time

This page-level checklist compresses the critical decisions from the front-end signal chain into verifiable actions. Each item is written as Action → Acceptance check so reviews and production bring-up can be consistent. Example part numbers are provided as starting points only (final selection depends on requirements, availability, and validation).

1
Input & protection symmetry
  • Match series-R/RC on both inputs → CM injection does not change DM residual when swapping leads.
  • Use paired, same-model clamps/ESD → ESD events do not create long baseline tails or “one-sided” recovery.
  • Control leakage paths (TVS, switches, bias network) → open/high-Z test does not drift beyond threshold.
  • Keep symmetry in layout length/return → mains pickup is stable across cable routing permutations.
  • Lead-off injection is band-separated → enabling lead-off does not raise in-band noise or shift baseline.
Example parts (starting points)
TI TPD2E2U06 (ESD), TI TPD1E10B09 (ESD), Nexperia PESD1CAN (ESD/TVS family), Vishay ACAS (matched resistor arrays), TI TMUX11xx / ADI ADG12xx (low-leakage analog switch families)
2
Noise budget & bandwidth
  • Lock a bandwidth per mode → config stores BW/gain/sampling version for repeatability.
  • Include resistor thermal noise (bias + protection) → measured noise trends match R/BW changes.
  • Anti-alias LPF is mandatory → out-of-band injection does not fold into in-band metrics.
  • Keep analog shaping minimal → switching digital profiles changes behavior in a controlled, explainable way.
  • Noise tests always state conditions → cross-batch comparisons remain valid (no “hidden” settings).
Example parts (starting points)
TI ADS1299 (multi-channel biopotential AFE), TI ADS1298/ADS1294 (biopotential AFE family), ADI AD8422 (instrumentation amplifier), TI INA333 (instrumentation amplifier), TI OPA1612 / ADI ADA4898 (low-noise op-amp examples)
3
PGA, saturation & recovery
  • Gain staging reserves headroom → common artifacts do not drive deep saturation.
  • Export an overload/clipping flag → flag timing aligns with waveform clipping events.
  • Quantify recovery time → recovery to ±X% baseline meets a numeric limit (placeholder).
  • Prefer soft limiting over hard clipping when feasible → prevents long tails and “stuck” recovery.
  • Protect event windows → overload tails do not overlap defined EP analysis windows.
Example parts (starting points)
TI ADS1299 (PGA/ADC AFE), TI TMUX11xx / ADI ADG12xx (switch families for self-test/short), TI TLV3201 (comparator example for overload flagging), ADI ADCMP (comparator family)
4
50/60 Hz suppression stack
  • Prevent first (symmetry + routing) → CM injection produces stable, minimal DM residual.
  • Reject with high CMRR where it matters → suppression is measurable at mains frequency.
  • Cancel carefully (active bias/drive concept) → enabling does not introduce drift or instability.
  • Notch is digital-preferred → notch depth is adjustable without unpredictable phase harm.
  • Always validate by injection → results do not depend on “lucky” cable placement.
Example parts (starting points)
TI ADS1299 (biopotential AFE family), ADI AD8422 / TI INA333 (instrumentation amplifiers), TI OPAx (low-noise op-amp family examples) for discrete front ends (selection depends on noise/BW/headroom targets)
5
Isolation & quiet power (signal-chain view)
  • Isolate after ADC in most cases → analog references do not cross the barrier unintentionally.
  • Control isolator edge coupling → no repeatable spikes correlated with data activity.
  • Treat isolated power as part of the signal path → noise floor does not rise with load/activity changes.
  • Avoid turning the boundary into a hum path → mains sensitivity does not increase after isolation is enabled.
  • Verify with A/B tests (isolation on/off, activity sweep) → differences are quantifiable and explainable.
Example parts (starting points)
TI ISO7741 / ISO7721 (digital isolators), ADI ADuM141D (digital isolator), ADI ADuM1250 (I²C isolator), Murata NXE1S (isolated DC/DC module family), RECOM R1SX (isolated DC/DC module family)
6
Testability: modes, self-check, fixtures
  • Provide an input short/self-test mode → short-noise testing runs without rework or bodge wires.
  • Expose injection-friendly points → CM mains/overload tests are repeatable across builds.
  • Export quality metrics + flags → “dirty data” is still diagnosable and markable.
  • Record configuration with results → BW/gain/sampling/filter version is captured in every test log.
  • Define pass/fail placeholders early → production scripts can be filled with thresholds and automated.
Example parts (starting points)
TI TMUX11xx / TMUX13xx (switch/mux families for test routing), ADI ADG73x (mux family), ADI AD5683R / AD5686 (DAC examples for stimulus injection), TI TLV3201 (comparator example for thresholds/flags)
Checklist flow: input symmetry to validation A simple left-to-right flow diagram showing the recommended checklist sequence: input symmetry, noise/bandwidth, gain/recovery, mains suppression, isolation/quiet power, and validation. Small labels indicate key checks per block. Checklist flow (review order) Keep it simple: fix symmetry and aliasing first; validate with repeatable fixtures last Input symmetry matched RC paired ESD leak control Noise + BW anti-alias input-ref report cond. Gain + recovery headroom overload flag fast tail Mains stack prevent reject cancel Isolation + power ADC-after quiet rails no spikes Validate + log noise CMRR recovery Use this sequence in design reviews: symmetry → anti-alias/noise → recovery → mains stack → isolation → validation logs.

Request a Quote

Accepted Formats

pdf, csv, xls, xlsx, zip

Attachment

Drag & drop files here or use the button below.

H2-12 · FAQs – EEG / EMG / EP Front-End Design

These FAQs focus on practical EEG/EMG/EP front-end decisions: noise budgeting, gain/recovery, 50/60 Hz suppression, artifact metrics, and isolation coupling verification. Each answer includes actionable checks that can be validated on a repeatable bench setup.

1) When is lower input-referred noise more important than a higher-resolution ADC?
If the front-end noise already dominates the integrated noise in the target bandwidth, increasing ADC resolution will not improve waveform clarity. Prioritize lower input-referred noise and a defined bandwidth first, then verify with an input-short noise test under fixed gain/BW. ADC bits matter only after the analog noise floor is demonstrably below the required level.
2) How can motion artifact be distinguished from mains pickup in real captures?
Motion artifact typically shows low-frequency baseline drift plus sporadic slope spikes, while mains pickup is a more stable narrowband component near 50/60 Hz and harmonics. Check LF band energy and |dx/dt| spike counts for motion, and measure the residual differential amplitude during controlled common-mode injection for mains sensitivity. A key clue is repeatability: mains often stays phase-consistent; motion rarely does.
3) Why can a stronger 50/60 Hz notch make waveforms look worse?
Aggressive notch filtering can distort phase and ring around transient features, which may degrade morphology and event timing. Treat notch as the last step: reduce injection (symmetry/layout), rely on front-end rejection (CMRR), then apply a tunable digital notch only as needed. Validate by sweeping notch strength and confirming that non-mains features remain stable while mains amplitude decreases in a predictable way.
4) How should lead-off injection be chosen so it does not raise noise or drift baseline?
Keep lead-off injection outside the measurement band and ensure it is symmetric and amplitude-limited so it does not convert into differential error. Lead-off should not change in-band RMS noise, baseline offset, or clipping ratio under normal electrode conditions. A practical check is A/B testing: enable and disable lead-off while holding gain/BW constant, and require baseline drift and bandpower deltas to stay within preset thresholds.
5) What are the fastest indicators that the front end is saturating, even if it is not obvious by eye?
Use objective indicators: clipping ratio (percentage of samples at rails), overload flag timing, and unusually long recovery tails after transients. Saturation often hides in “flat-topped” segments that look like slow drift, so compute peak-to-peak versus expected dynamic range and watch for a sudden rise in low-frequency energy after a large impulse. A design should export an overload status bit to make detection unambiguous.
6) How is “recovery time” defined for EP windows, and what is a practical pass/fail method?
Define recovery time as the interval from overload to returning within ±X% of baseline (or within an RMS bandpower limit) over the EP analysis window. Use a repeatable overload pulse and measure time-to-within-band plus tail energy remaining in the window. PASS/FAIL becomes straightforward: recovery must complete before the window begins (or within a defined fraction of the window), and tail energy must stay below a set threshold across builds and temperatures.
7) How can EMG contamination in EEG be quantified with simple, robust metrics?
Simple metrics work well: HF/LF bandpower ratio, line length (sum of |Δx|), and zero-crossing rate. EMG contamination typically increases high-frequency texture without a stable narrowband peak. A practical method is to compute these metrics per time window and output a “contamination score” used to tag segments. This keeps the chain robust even when filtering cannot fully separate sources in real-time.
8) What belongs in analog filtering versus digital filtering for EEG/EMG/EP?
Analog filtering should do only what is mandatory for signal integrity: anti-alias low-pass filtering and minimal baseline control if needed. Digital filtering is preferred for tunable functions such as notch depth, bandpass profiles, and EP averaging/extraction. The key rule is repeatability: anti-aliasing must guarantee that out-of-band content cannot fold into the band, while digital profiles can be updated and validated without changing the analog front end.
9) Where should isolation be placed to minimize signal corruption, and what should be tested?
For most architectures, place isolation after the ADC so the sensitive analog reference and high-impedance inputs remain local and quiet. Then verify isolation coupling explicitly: repeat noise and artifact measurements while sweeping isolator activity and isolated-power loading. The acceptance check is correlation: there should be no repeatable spikes or noise-floor rise synchronized with isolator edges or power-state changes, and the result should remain stable across cable routing and fixture states.
10) Why can “perfectly symmetric TVS placement” still fail, and what is the practical check?
Symmetry does not guarantee negligible leakage or a stable bias point, especially with protection devices that have voltage-dependent leakage and capacitance. The practical check is a high-impedance or open-input test: verify baseline drift, offset, and noise do not change beyond thresholds over time and temperature. Also confirm that ESD events do not leave long recovery tails or cause one channel to behave differently than the other under the same fixture.
11) How can input-referred noise be measured without fooling yourself?
Fix the measurement conditions first: sampling rate, analog bandwidth, gain setting, and digital filter profile. Short the input using a repeatable fixture, capture enough time for stable statistics, and compute RMS noise within the declared bandwidth. Convert to input-referred by dividing by gain, and report the bandwidth and configuration ID with the result. If the number changes with cable routing or activity on the isolation boundary, the setup is not yet controlled.
12) What is the minimum viable test jig to make results comparable across builds?
A minimal jig has three modules: an electrode-emulation network (repeatable R/C), a controlled common-mode injection network for 50/60 Hz and overload pulses, and a simple shielded enclosure to reduce environmental variability. With this, the chain can be evaluated using four core metrics: input-short noise, residual mains under injection, recovery time after overload, and isolation-coupling deltas when sweeping isolator activity and isolated-power loading.