123 Main Street, New York, NY 10001

Safety & Isolation Rules for Current and Power Sensing

← Back to: Current Sensing & Power / Energy Measurement

This page explains how to treat current and power sensing as part of your safety architecture, not just as a measurement block. It shows how CMTI, creepage/clearance, isolation choices, layout and BOM rules work together to keep dangerous faults from crossing into the control domain.

System Role & Hazard Domains

Current and power sensing is not just a passive gauge. The same channel that reports load, efficiency or billing data often feeds comparators, gate drivers and control code that decide when to start, stop or limit the power stage. If this channel is corrupted by high dv/dt or a hard fault, the system can false-trip, fail to trip or even hold a dangerous output on.

Safety and isolation design therefore cannot stop at “the isolator meets working-voltage and insulation class”. You also need to know where the safety boundary sits, how faults try to cross it and what safe state your control domain will fall back to when sensing becomes unreliable.

Typical hazard domains where the sensing channel is part of the safety story include:

  • EV traction inverter, on-board charger and DC fast charge — high-voltage half-bridges, SiC devices and kV/µs edges directly next to phase and DC-bus shunts.
  • PV and storage high-voltage sides — long strings, floating grounds and grid or island modes that rely on accurate fault and power detection.
  • Server and telecom 48 V buses feeding multiple PoLs — fast current limits, power capping and black-box event logs all depend on robust sensing.
  • Industrial drives and UPS systems — three-phase bridges, braking choppers and safety stop functions that trust current and power monitors.
  • Medical and human-contact equipment — leakage currents and isolation limits where the sensing path must not compromise patient or operator protection.
Safety boundary for current and power sensing channel Block diagram showing a primary high-voltage domain with DC bus, inverter leg and sensors, an isolation barrier in the middle and a low-voltage control domain on the right. Arrows show signals crossing the barrier while dangerous faults are blocked at the boundary. Primary High-Voltage Domain Isolation Barrier Control & Protection Domain DC BUS INVERTER LEG SHUNT / CT / HALL Current / power sensors ISOLATED AMP / ΣΔ / DIGITAL ISOLATOR MCU / DSP Control code GATE DRIVER PROTECTION LOGIC Trips, limits, logging BLOCK FAULTS at safety boundary

CMTI Landscape & dv/dt Stress on Sensing Channels

Common-mode transient immunity (CMTI) tells you how much common-mode dv/dt a device can tolerate before it glitches or misbehaves. For current and power sensing it matters in two ways: functional CMTI, where the output should not produce spurious codes or false trips, and survivability CMTI, where the device must not latch up, reset or suffer damage under worst-case edges and surges.

Typical environments push very different levels of stress. A 600–1200 V IGBT or SiC half-bridge can easily reach tens to hundreds of kV/µs at the switching node. Poor layout or parasitic capacitances then inject a large fraction of that edge into sense traces and isolator pins. By contrast, a 48 V or 400 V DC bus usually runs with lower dv/dt, but repeated noise bursts, ESD events and load-dump profiles can still exercise CMTI margins over the product lifetime.

The sensing architecture determines how directly it “sees” these edges. A high-side shunt followed by an isolated amplifier is electrically tied to the switching node and experiences nearly the full common-mode waveform. Hall, MR, CT and fluxgate sensors use magnetic coupling and built-in isolation, but their internal front ends, supplies and digital outputs still have finite CMTI and must be selected to match the installation.

When system dv/dt pushes close to the datasheet CMTI limit, you need to separate functional and survivability requirements. It may be acceptable to tolerate a small, filtered glitch that never reaches a protection threshold, but not acceptable to risk random latch-up. Front-end RC filters and clamps can slow the effective edge at the sensing pins, at the cost of bandwidth and phase delay. Layout changes that pull the sensor return out of the power loop and reduce capacitive coupling often buy more margin than simply swapping to a bigger part.

Qualitative CMTI landscape for sensing channels Diagram with dv/dt on the horizontal axis and output error or glitch level on the vertical axis. A green safe zone and a red risk zone are shown. Callout cards suggest using RC filters, layout improvements and higher-CMTI isolators to move the operating point back into the safe zone. dv/dt (kV/µs) Error / glitches SAFE ZONE dv/dt < datasheet CMTI RISK ZONE Frequent glitches, mis-trips System dv/dt near CMTI limit RC FILTER slows edge at sense pins LAYOUT reduce coupling paths HIGHER-CMTI DEVICE more headroom Typical sensing channel behaviour

Creepage, Clearance & Insulation Systems

In current and power sensing designs, understanding creepage and clearance is essential for ensuring safe operation. Clearance is the direct line-of-sight distance between conductive parts, while creepage refers to the path along the surface of the insulation between conductors. These factors must be properly accounted for in datasheet specifications and during PCB layout.

Working voltage refers to the voltage sustained across the isolation barrier during normal operation, while transient voltage includes voltage spikes, surges, and lightning strikes that may occur. These affect insulation requirements, which can be categorized into basic, reinforced, and functional insulation.

For applications such as AC metering and PV inverters, isolation between the mains and SELV (Safety Extra Low Voltage) side is crucial. Similarly, in systems like HV traction and energy storage, the isolation between the DC bus and logic systems must meet stringent creepage and clearance specifications to prevent failures.

The datasheet for your components typically specifies the required creepage and clearance values based on working voltage, but the actual PCB layout must also account for additional factors such as vias, copper planes, and surface contamination. One solution to enhance creepage is to incorporate milled slots or conformal coating, which can help to reduce the required distances. However, the coating must meet the appropriate standards for reducing creepage.

Creepage & clearance on PCB and packages Diagram showing clearance and creepage distances around an IC package and PCB layout. The diagram includes isolation slots and the primary/secondary zones to demonstrate proper layout techniques. IC PACKAGE CREEPAGE & CLEARANCE PRIMARY ZONE SECONDARY ZONE SLOTS COATING To reduce creepage

Isolation Architectures for Current/Power Sensing

In power and current sensing systems, choosing the right isolation architecture is critical to maintaining performance and safety. The isolation method ensures that high-voltage transients or faults cannot propagate to sensitive control circuits. Here, we compare five common isolation architectures used in sensing applications.

  • Shunt + isolated amplifier — Simple and effective for high-current, low-side measurement, used in AC metering and energy storage systems.
  • Shunt + isolated ΣΔ modulator — Offers high precision, ideal for DC power meters, power management in servers.
  • CT / Rogowski + integrator — Excellent for AC current metering with robust insulation and noise immunity, commonly used in industrial and HV systems.
  • Hall / MR / TMR sensor IC — Compact and low-power, used for phase current sensing in motors and high-voltage applications.
  • Fluxgate / closed-loop transducer — High precision, used for specialized power metering and closed-loop control in critical systems.

Each isolation architecture offers specific trade-offs in terms of voltage handling, CMTI capability, and fault detection features. Below is a map of these architectures against primary sensing rails and control systems.

Isolation options map for current/power sensing A diagram mapping primary sensing rails, isolation architectures, and MCU/power monitor SoC. Shows different isolation methods linked to primary current and power sensing and control systems. Primary Rails & Sensors HV / DC Bus / Phases Isolation Front-End Isolated Amp / ΣΔ / CT / Rogowski MCU & Power Monitor Power Monitor SoC

Blocking Fault Propagation into Control Loops

Faults in the power stage and sensing chain must not propagate unchecked into the control domain. A shunt that shorts or opens, an isolator that clamps internally, or a high-voltage transient that drags low-voltage rails into reset can all turn a local disturbance into a system-level failure. The goal of this section is to show how faults travel and where to cut them off.

Typical fault paths include a shunt short that hides overcurrent from the monitor, a shunt open that makes current appear near zero, isolator failures that pin the output around a plausible value, and transients that inject energy into low-voltage domains and cause MCU brownouts. In each case, the control loop sees either misleading data or no data at all, yet continues to command torque, power or charging current.

To block fault propagation, start at the architecture level. Use redundant or cross-checked sensing where a second, slower or independent channel can veto dangerous decisions. Add a hardware firewall of series resistors, clamps and dedicated comparators or supervisors so that dangerous conditions pull a fail-safe line low without waiting for firmware. Finally, define explicit safe states so that when sensing is declared invalid the system backs off into a limited-power or shutdown condition instead of holding a risky output on.

Detailed coordination between fast current comparators, eFuses and protection time-constants is covered in the Fast Current Sense for Protection section. Here, the focus remains on how to keep faults from crossing the isolation boundary into the control logic.

Fault propagation and safety firewall for current and power sensing Block diagram showing a high-voltage power domain with faults on the left, a sensing channel and isolation barrier in the centre with a safety firewall, and the control domain on the right. Red arrows illustrate how faults are blocked, while green arrows show safe signals reaching the MCU and gate driver. HV POWER & FAULT SOURCES SENSE CHANNEL & SAFETY FIREWALL CONTROL DOMAIN HV BUS POWER STAGE phases / bridges FAULT SOURCES shorts, surges, opens SHUNT / SENSOR ISOLATION BARRIER amp / ΣΔ / digital link SAFETY FIREWALL comparators, supervisors, hard-wired safe outputs MCU / CONTROL LOGIC GATE DRIVER / ACTUATORS SAFE STATE OUTPUTS BLOCK fault path safe signal path

Layout & Grounding for CMTI & Isolation

PCB layout and grounding can make or break the CMTI and isolation performance of a sensing channel. Even when datasheet creepage, clearance and isolation ratings are met at the device level, poor zoning or aggressive copper pours can create unintended coupling paths that defeat the design intent. This section turns common CMTI and isolation rules into concrete layout guidance.

Start by zoning the board into three domains: a high-voltage power domain, a low-voltage measurement domain around the sensors and front-end, and a logic domain around the MCU, communication and housekeeping rails. Primary and secondary grounds must be clearly partitioned, with any crossing confined to defined isolation components rather than improvised copper links or test jumpers.

For CMTI, keep high dv/dt nodes such as switch nodes and gate-drive traces physically separated from sense front-ends. Avoid long parallel runs between sense lines and power loops. Use short, direct routes that keep each sense line close to its return to minimise loop area and capacitive pick-up. When in doubt, treat sense traces like small antennas and keep them away from the noisiest parts of the board.

To implement creepage and clearance, consider milled slots under and around isolation components to extend the surface path between primary and secondary copper. Avoid stitching vias, copper fills, silkscreen or logos that bridge or narrow this path. The nominal creepage and clearance values from the datasheet only hold when the PCB layout preserves the same distances in the final assembly.

Three-zone PCB layout for safety and isolation Top-view diagram of a PCB divided into three zones: high-voltage domain, isolation barrier and low-voltage logic domain. Sense lines, barrier crossings and return paths are highlighted to illustrate good CMTI and isolation practice. HV DOMAIN POWER STAGE & SWITCH NODE GATE DRIVE / dv/dt AREA ISOLATION BARRIER ISOLATED AMP / ΣΔ SLOT LV MEASUREMENT & LOGIC DOMAIN SENSE FRONT-END MCU / LOGIC SHUNT / SENSOR dv/dt LINE PRIMARY GND SECONDARY / LOGIC GND sense lines high dv/dt

System Standards & Safety Architecture Hooks

Safety and isolation for current and power sensing does not start from the component datasheet. It starts from the system safety architecture and the standards it applies. This section focuses on the inputs you must obtain from safety engineers and the design outputs you must feed back into the safety case and FMEA.

On the input side, the safety architecture should define the maximum working voltage at each barrier, the applicable overvoltage category and pollution degree, the required insulation type between domains and the lifetime and surge levels that the design must survive. It should also state whether the sensing channel forms part of a safety function that needs redundancy, diagnostics or latent fault coverage.

On the output side, this page translates those inputs into concrete design artefacts: isolation component recommendations, PCB creepage and clearance rules, CMTI and layout strategies, and the fault-firewall mechanisms that define how the system reacts when sensing becomes unreliable. Safety engineers then reuse these artefacts as evidence and mitigations inside the safety case, design FMEA and safety manual.

System standards and safety architecture hooks for sensing isolation Three-block flow diagram showing system safety architecture inputs on the left, safety and isolation design work in the middle, and safety case and FMEA outputs on the right. Arrows highlight the exchange of requirements and evidence for current and power sensing channels. STANDARDS ↔ DESIGN ↔ SAFETY CASE SYSTEM SAFETY ARCHITECTURE WORKING VOLTAGE OVC / POLLUTION DEGREE INSULATION TYPE BASIC / REINFORCED LIFETIME & SURGE TEST LEVELS SAFETY FUNCTION REDUNDANCY / DIAGNOSTICS SAFETY & ISOLATION DESIGN WORK ISOLATOR & SENSOR SELECTION CREEPAGE / CLEARANCE PCB RULES CMTI & LAYOUT STRATEGIES FAULT FIREWALL SAFE STATES SAFETY CASE & FMEA DESIGN ASSUMPTIONS & BOUNDARIES MITIGATIONS FOR FAULTS EVIDENCE & TESTS FOR SENSING SAFETY MANUAL LAYOUT & USE requirements from standards

BOM & Procurement Notes (Safety & Isolation Fields)

This sensing channel is part of the safety and isolation concept, not just a generic measurement path. When you request current or power sensing devices, the BOM must spell out the isolation, CMTI and lifetime fields so that parts cannot be silently replaced with cheaper but unsafe alternatives. The checklist below is written for procurement and small-batch owners to copy into their RFQs and BOM templates.

Recommended BOM fields for safety & isolation

  • Isolation_Rating – Minimum isolation level including Vrms rating and insulation type. Example: Isolation_Rating = ≥ 5 kVrms, reinforced, OVC III, PD2.
  • CMTI_Min – Minimum common-mode transient immunity in kV/µs for the intended environment. Example: CMTI_Min = ≥ 100 kV/µs (SiC traction inverter).
  • V_Working_Max – Maximum continuous working voltage across the isolation barrier, with DC / AC type indicated. Example: V_Working_Max = 800 VDC (battery pack bus) or V_Working_Max = 600 VAC (mains metering).
  • Creepage_Clearance_Min – Minimum creepage and clearance for the package plus PCB target rules. Example: Creepage_Clearance_Min = package ≥ 8 mm, PCB ≥ 10 mm (reinforced).
  • Safety_Lifetime_And_Cert – Intended service life and required safety certifications, named but not expanded. Example: Safety_Lifetime_And_Cert = 15 years, UL1577, IEC 60747-17.
  • Second_Source_Policy – Whether “equivalent but uncertified” parts are allowed. Example: Second_Source_Policy = NO, safety-certified parts only for safety-critical platforms, or Second_Source_Policy = YES, subject to safety approval for non-critical variants.

This is not a generic amplifier or current sensor. Replacement parts must match the isolation rating, working voltage, creepage/clearance, CMTI and safety certification fields listed above. “Equivalent” devices without documented safety ratings may not be used as drop-in substitutes without written approval from the engineering and safety teams.

Example devices for safety & isolation–aware BOMs

The table below illustrates how to map real parts into these safety and isolation fields. It is not a complete recommendation list, but a starting point for structuring RFQs and second-source reviews across brands.

Vendor Part Number Type Key safety fields to enforce in BOM Why used as an example
Texas Instruments AMC1301 / AMC1302 Shunt + isolated amplifier Reinforced isolation, defined working voltage, package creepage, CMTI and safety certifications. Typical choice for high-side current sensing in motor control and metering where safety isolation is required.
Silicon Labs Si8920 family Shunt + isolated amplifier Isolation rating, high CMTI and clearly documented insulation and creepage data. Alternative brand in similar applications; demonstrates how second sources must still meet the same safety fields.
Texas Instruments AMC1305 / AMC1306 Shunt + isolated ΣΔ modulator Reinforced isolation, metering-grade working voltage and CMTI suited for inverters and drives. Used where precise current sampling and safety isolation must be combined in a single front-end.
Analog Devices AD7401A / AD7403 Shunt + isolated ΣΔ modulator High-isolation ΣΔ devices with published safety ratings and creepage/clearance data. Widely used in motor drives and inverters; good example for cross-vendor second-source planning.
Allegro ACS77x / ACS78x family Hall-effect current sensor IC Integrated sensor with isolation structure, specified working voltage and insulation capabilities. Example of a module-style current sensor where isolation and creepage must still be enforced in the BOM.
LEM IT / HO series Fluxgate / closed-loop transducer System-level transducers with insulation, working voltage and lifetime ratings defined for metering and drives. Demonstrates how larger transducers still need explicit Safety_Lifetime_And_Cert and Second_Source_Policy fields.

Note: the parts above are examples. For each project, align the exact isolation, CMTI, lifetime and certification values with your system safety architecture and standards before finalising the approved vendor list.

Request a Quote

Accepted Formats

pdf, csv, xls, xlsx, zip

Attachment

Drag & drop files here or use the button below.

Safety & Isolation FAQs for Current & Power Sensing

How should I interpret the datasheet CMTI value versus the real dv/dt in my system?

Datasheet CMTI is measured with a defined test waveform and threshold for false switching. Compare it with the worst-case dv/dt actually seen at the device pins, including overshoot and layout coupling. As a rule of thumb, aim for at least a two-to-one margin and treat operation beyond the rated CMTI as out-of-spec, even if the lab seems stable.

If system dv/dt exceeds the device’s rated CMTI, how much can filtering and layout realistically help?

Filtering and layout can reduce the dv/dt that reaches the device pins, but they do not upgrade the intrinsic CMTI rating. RC filters slow the edge at the cost of bandwidth and added delay, and careful routing can cut capacitive coupling. For safety functions, you should still choose devices whose rated CMTI comfortably exceeds the real worst case.

Should I size creepage and clearance based on the package drawing or on the PCB layout?

Creepage and clearance must be evaluated along every possible conductive path, not only on the package drawing. Package distances define what the device can safely support; the PCB layout can either preserve or destroy that margin. In practice, reviewers look at the smallest path across pins, copper, slots and coatings. Your design must satisfy both device and board constraints.

Can I reduce creepage requirements when using conformal coating on the PCB?

Conformal coating can allow reduced creepage only when it is part of a controlled, validated insulation system under the relevant standard. You need defined materials, thickness, process control and successful qualification tests before claiming shorter creepage distances. Ad-hoc coating or field repairs do not change the required bare-board creepage, and you should not count them as justification in a safety argument.

What practical differences does basic versus reinforced insulation make for current and power sensing devices?

Basic insulation assumes another independent protective measure, while reinforced insulation is intended to provide protection equivalent to double insulation on its own. For current and power sensing, mains, traction and high-voltage storage rails often require reinforced barriers towards SELV logic. Internal sensing inside low-energy domains may accept basic insulation plus additional system barriers, but this must come from the safety concept.

How can I make sure the control loop goes to a safe state when an isolated amplifier fails?

When an isolated amplifier fails, your control loop should not rely on firmware to guess what happened. Use hardware comparators or supervisors to detect stuck-at or impossible outputs and pull a fail-safe line low. Define safe states where gate drivers are disabled or power is limited whenever sensing is declared invalid, and document this behaviour in the safety case and FMEA.

What are the main safety and isolation trade-offs between high-side shunts, CTs, Hall sensors and fluxgate transducers?

High-side shunts plus isolated front-ends offer accurate, linear sensing but place isolation stress on a small package and the surrounding PCB. CTs and Rogowski coils bring inherent galvanic isolation yet cannot measure DC and can saturate or misbehave in abnormal conditions. Hall and fluxgate transducers add low insertion loss and integrated structures but depend on certified insulation and long-term stability data.

In a multichannel power monitor or energy meter SoC, does each channel need its own isolation barrier?

Most multichannel power monitors and energy meter SoCs share a single isolation domain and expect external isolators where required. Only parts that explicitly specify channel-to-channel isolation should be treated as providing independent barriers per input. For safety-related measurements, map each rail’s hazard level to the number and type of required isolation stages instead of assuming the SoC makes every channel safe.

How can I quickly review a layout for CMTI-sensitive routes near high dv/dt nodes?

During layout review, first highlight all high dv/dt nodes such as switch nodes, gate-drive loops and fast clamps. Then highlight shunt Kelvin traces, sensor inputs and isolated amplifier or modulator pins. Check minimum spacing and parallel run length between the two sets, and confirm sense traces run tightly with their returns without crossing slots or via fences near noisy copper.

When is dual-channel current measurement with cross-check justified from a safety perspective?

Dual-channel current measurement is justified when a wrong reading can directly compromise a safety function, for example traction torque, inverter power or battery overcurrent protection. Safety standards may require single-fault detection or tolerance, which often leads to one fast, high-performance channel plus a slower, diverse backup path. The safety concept should state where redundancy is mandatory; your design reserves space.

How do I clearly express in the BOM that uncertified isolation devices are not acceptable substitutes?

Express the policy explicitly in the BOM and RFQ. Add fields for safety certifications and lifetime, and set the second-source policy to “no uncertified alternatives” for safety-critical designs. State that replacement devices must provide equivalent isolation ratings, creepage, CMTI and documented approvals, and that any change requires written approval from engineering and safety rather than generic commercial substitution.

How do I verify that a legacy design upgraded to an integrated power monitor SoC still meets safety and isolation goals?

For legacy systems migrating from discrete solutions to integrated power monitor SoCs, start by comparing isolation classes, working voltages, creepage, CMTI and certifications between old and new designs. Review fault modes and diagnostics to confirm that failure detection and safe states remain at least equivalent. Finally, repeat key isolation, surge and EMC tests on representative hardware and update the safety documentation.