Wide-Temp / VIN Reference for Automotive & Industrial
← Back to: Voltage / Current References
Wide-Temp / VIN Reference — Problem & Positioning
A wide-temp / VIN reference is an automotive- and industrial-grade voltage reference that stays accurate from −40 to +125 or +150 °C while riding 4–40 V battery or 24 V bus rails. It is hardened for cold crank, load-dump transients and UVLO behavior so downstream rails see a valid Vref.
- Wide temperature grades (Grade 2/1/0) with guaranteed accuracy over the full specified range.
- Defined VIN operating and survival windows on 4–40 V battery or 24 V industrial rails.
- UVLO and start-up behavior tuned so Vref is only considered valid inside a safe envelope.
- Targeted at ECUs, industrial I/O cards, field loggers, EV chargers and AGVs tied directly to noisy supplies.
Temperature Behavior & Drift Envelope
Wide-temp / VIN references are specified to hold Vref inside a guaranteed envelope over the entire automotive or industrial temperature range, not just at 25 °C. Instead of a single “typical” drift, you should think in terms of a bounded error box that combines initial accuracy, first- and second-order temperature coefficients and production spread.
- Translate datasheet temperature grades (Grade 2/1/0) into concrete −40/−55 to +125/+150 °C limits for your design.
- Separate first-order ppm/°C slope from curvature and end-of-range bowing to understand true worst case.
- Account for package self-heating and local hotspots so the die temperature matches your drift assumptions.
- Use a temperature drift “envelope” rather than optimistic typical curves when budgeting Vref error.
Temperature grades into real limits
Automotive grades map to concrete ambient ranges: Grade 2 (−40~+105 °C), Grade 1 (−40~+125 °C), Grade 0 (−40~+150 °C). The reference must meet its Vref envelope across the full die temperature, not just the PCB ambient.
First-order TC vs curvature
A simple ppm/°C number hides curvature and end-point bowing. Use the full “over temperature” accuracy spec or worst-case curves to bound Vref, and treat 25 °C accuracy as only the starting point of your error budget.
Package, self-heating and hotspots
Small SOT-23 and DFN packages can sit tens of degrees above ambient when loaded or near hot regulators. Always convert power dissipation and thermal resistance into a realistic die temperature before applying drift figures.
Wide-Temperature Behavior & Drift Envelope
Wide-temp / VIN references must hold Vref inside a bounded error envelope across the full industrial or automotive temperature range, not just at 25 °C. Instead of treating temperature coefficient as a single number, it is safer to plan with a drift “box” that already combines initial accuracy, first- and second-order temperature terms and production spread.
- Map industrial and AEC-Q100 grades (2/1/0) to concrete −40/−55 to +105/+125/+150 °C die temperature limits.
- Separate first-order ppm/°C slope from curvature so you do not under-estimate end-of-range drift.
- Use over-temperature accuracy and drift envelopes, not optimistic typical curves, when budgeting Vref error.
- Include package thermal resistance and self-heating so the reference drift is evaluated at realistic die temperature.
As a rule of thumb, a 10 ppm/°C reference over a 100 °C span at 5.000 V can contribute about 5 mV of drift. Curvature and production spread then widen this into the over-temperature accuracy envelope published in the datasheet.
Temperature grades and limits
Industrial and automotive grades translate into specific ranges: Grade 2 (−40~+105 °C), Grade 1 (−40~+125 °C), Grade 0 (−40~+150 °C). Vref drift must stay inside its specified envelope across this whole die temperature range.
TC slope vs curvature
A ppm/°C figure describes a first-order slope. Real bandgap references also have curvature, so the ends of the range bow away from the straight line. Use the “over temperature” accuracy numbers or worst-case curves for budgets, not just typical plots.
Package and self-heating
Small SOT-23 and DFN packages can sit tens of degrees above ambient when near hot regulators or dissipating tens of milliwatts. Convert power and thermal resistance into a realistic die temperature before applying drift envelopes.
VIN Front-End Architectures for Wide-Temp References
A wide-temp / VIN reference can sit directly on a battery or 24 V bus, behind a pre-regulator, or as part of a VIN-tracking window. Each placement changes how much surge, cold-crank and ripple reach the die, and how much protection must be provided by the front-end network.
- Direct-from-VIN: the reference rides the raw 4–40 V battery or 24 V bus and relies on HV process plus strong external protection.
- Pre-regulator supply: DC-DC or LDO shields the reference from extreme VIN, but dropout and brown-out behavior now define Vref validity.
- VIN-tracking and window schemes use the reference as part of a sensing divider, turning Vref into a threshold against VIN.
- TVS, series resistors, eFuse / Hot-swap controllers, LDOs and RC filters combine into a trade-off between cost, power and protection.
Direct-from-VIN reference
The reference is powered straight from a 4–40 V battery or 24 V bus. HV processes and strong TVS / eFuse / Hot-swap front-ends are required to survive cold crank, load dump and reverse battery events.
Pre-regulated reference rail
VIN first passes through a DC-DC or LDO, and the reference uses the regulated 5 V or 3.3 V rail. Protection is offloaded to the pre-regulator, but dropout and soft-start now control when Vref is valid.
VIN-tracking and window uses
In threshold and window circuits, the reference forms one leg of a divider against VIN. The focus shifts from powering the reference to guaranteeing it remains accurate enough to define safe VIN boundaries.
Cold Crank, Load Dump and Reverse Events
Wide-temp / VIN references must survive the worst automotive and industrial supply events: cold crank dips, load-dump surges and reverse or jump-start miswiring. The problem is not only staying alive electrically, but also ensuring Vref is clearly invalid in bad regions and cleanly re-enters its valid window after the disturbance.
- Cold crank drags a 12 V battery down to 6, 4 or even 3 V for tens to hundreds of milliseconds while cranking.
- Load-dump surges can briefly push rails toward 40–60 V, requiring TVS and surge limiting so the reference only sees its survival window.
- Reverse battery and 24 V jump-start events must be clamped so reference pins never see sustained reverse or over-voltage stress.
- Proper front-end networks ensure the reference either cleanly resets or remains within its guaranteed envelope, instead of half-starting.
Cold crank dips
During cold crank, starter current pulls a 12 V battery down to 6–3 V for tens to hundreds of milliseconds. A wide-VIN reference must either hold Vref within spec or explicitly drop below UVLO so the system never trusts a half-valid reference.
Load-dump surges
When a heavy load is disconnected, alternator and harness inductance can create 40–60 V surges. TVS, series impedance and surge stoppers must limit voltage and energy so the reference experiences only transients it can survive.
Reverse and jump-start
Reverse battery and 24 V jump-start events must be tamed with diodes, MOSFETs and clamps so the reference never sees destructive reverse or over-voltage. Surviving the event is as important as accuracy in normal operating ranges.
Practical front-ends combine TVS diodes, series resistance, eFuse or Hot-swap controllers, clamps and surge stoppers. Their job is to shrink harsh external profiles into a VIN window the reference can handle, while UVLO and reset logic mark clearly when Vref is valid again.
UVLO, Start-Up Sequencing and Brown-Out Behavior
Under-voltage lockout (UVLO) and start-up sequencing decide when a wide-temp / VIN reference is allowed to declare Vref “valid.” These thresholds must align with the pre-regulator and MCU domains so the system never runs critical code or converts signals while the reference is still in a half-alive region.
- UVLO+ and UVLO− define the rising and falling thresholds that bound the safe operating window for the reference rail.
- Start-up sequencing should bring VIN, pre-regulator, Vref and MCU reset out of reset in a controlled order with appropriate delays.
- Brown-out behavior under slow ramps, ripple and transient dips must avoid chatter on Vref and power-good signals.
- Simple design rules can tie UVLO+ to the MCU minimum cold-crank voltage and Vref budget so validity is unambiguous.
UVLO thresholds and hysteresis
UVLO+ is the rising threshold where the reference turns on, UVLO− is the falling threshold where it turns off. The hysteresis between them should exceed expected ripple and dips so Vref and power-good do not chatter near the boundary.
Start-up sequencing
A robust sequence brings VIN up, then pre-regulator rails, then Vref, and finally releases MCU reset. Each step needs enough margin and delay that downstream ADCs and comparators only see a settled reference when they start converting.
Brown-out and quick rules
Tie UVLO+ to the minimum supply where the MCU and AFE still meet their specs, then add margin. Ensure UVLO− and reset thresholds are set so the system quickly re-enters reset as VIN falls, instead of running on a drifting Vref.
Typical Wide-Temp / VIN Reference Design Patterns
This chapter gives copy-ready patterns for wide-temp / VIN reference usage in three common systems: direct-from-battery automotive ECUs, 24 V industrial I/O cards and low-power MCU rails. Each pattern shows how the reference is placed in the power tree and which datasheet parameters really decide whether a part is a good fit: temperature grade, VIN range, UVLO, line regulation, quiescent current and layout friendliness.
Direct-from-Battery Automotive ECU Reference
ECU rails see cold crank dips, load-dump surges and long harnesses. The wide-temp / VIN reference is fed from a protected pre-regulated rail but must still tolerate transients and Grade 1/0 temperature. Typical flow: Battery 6–40 V → TVS & filter → eFuse / Hot-swap → DC-DC / LDO → Wide-temp reference → ADC / comparators.
- Target temp: AEC-Q100 Grade 1 or 0 (−40~+125 / +150 °C).
- VIN / survival: compatible with front-end crank & surge profile; decent line regulation over 6–18 V.
- UVLO: aligned with minimum “safe ECU operation” voltage rather than pure reference headroom.
- Layout: keep Vref away from hot FETs and magnetics; Kelvin sense to ADC reference pins.
Good candidates: automotive precision series references plus adjustable shunt devices for window thresholds and tracking LDOs.
24 V Industrial I/O Card Reference
A PLC or I/O slice card hangs on a 24 V field bus that can swing from 18 to 30 V and inject noise. The reference sits behind a hot-swap / inrush limiter and a pre-reg, feeding ADCs, DACs and thresholds: 24 V bus → TVS / filter → Hot-swap → LDO / DC-DC → Reference → ADC / DAC / threshold circuits.
- Temp: industrial (−40~+85 / +105 °C) or light automotive.
- Line reg: must absorb 18–30 V variation seen at the reference input after pre-reg.
- PSRR: helpful, but stable line regulation and UVLO behaviour usually dominate.
- Layout: clean split between field and logic grounds; Vref routing kept off noisy digital returns.
Both series and shunt references work here; shunts can share rails with comparators and diagnostics.
Wide-Temp Low-Power MCU Rail Reference
Battery-powered systems often keep only the MCU and its reference alive in deep-sleep for slow sensing or RTC calibration. The chain may look like Battery → DC-DC → Low-Iq LDO → Low-power reference → MCU ADC / comparators.
- Iq: reference quiescent current must be compatible with deep-sleep budget.
- Start-up: repeatable and fast enough for “wake, measure, sleep” duty cycles.
- Temp: industrial or automotive, depending on deployment.
- Layout: short, quiet Vref trace to the MCU; avoid coupling to switching nodes.
Lightweight series references and some integrated sensor references fit naturally in this pattern.
Brand Examples for Wide-Temp / VIN Reference Patterns
The table below lists representative parts from seven major vendors that map naturally onto the three patterns above. It is not an exhaustive shortlist, but it shows which families to start with and why they match cold-crank, 24 V industrial and low-power MCU use cases.
| Brand | Example Vref family / PN | Best-fit pattern(s) | Why it fits wide-temp / VIN use |
|---|---|---|---|
| Texas Instruments | Precision series references such as REF5050-Q1 and other REF50xx-Q1 options as the main 5 V/4.096 V reference. | Automotive ECU reference; industrial I/O cards. | Low noise, very low drift and automotive temperature grades make REF50xx-Q1 a good anchor for high-resolution ADCs. They pair naturally with tracking LDOs and wide-input pre-regulators in ECU and industrial trees. |
| STMicroelectronics | Automotive shunt references like TS431IYLT for adjustable window thresholds and rail tracking. | 24 V I/O card comparators; ECU window/UV thresholds. | TS431 devices combine automotive qualification with flexible output from ≈1.24 V up to several tens of volts, so a single part can implement over-/under-voltage windows on 12 V and 24 V rails with minimal BOM. |
| NXP | Adjustable shunt families such as TL431AMSDT and TLVH431Q. | Automotive ECU thresholds; industrial I/O monitoring; VIN-tracking references. | These AEC-Q100 shunt references cover a wide adjustable output range (≈1.24–36 V) and operate over −40~+125 °C, making them ideal for UV/OV windows, battery-dependent thresholds and proportional VIN references. |
| Renesas | High-accuracy wide-input references like ISL71010B50 (7–30 V VIN, 5 V output). | 24 V industrial I/O cards; high-reliability automotive or aerospace rails. | ISL71010B50 offers a true wide VIN range with excellent line and load regulation plus low noise and tight tempco, which lines up directly with “5 V reference from 9–36 V bus” style applications. |
| onsemi | Low-power series references such as the REF30xx / REF3025 family in SOT-23. | Low-power MCU rails; compact industrial daughter cards. | REF30xx parts work from ≈2.7–5.5 V with low quiescent current and good temperature drift, ideal for battery or logic-rail referenced MCU ADCs where Iq and footprint matter more than extreme VIN survival. |
| Microchip | Automotive-qualified buffered references like MCP1502 (multiple fixed outputs, Grade 1). | Automotive ECU reference; low-power MCU rails needing buffered drive. | MCP1502 combines tight initial accuracy, low tempco (≈7 ppm/°C) and buffered drive capability, which suits it for feeding several ADC channels or small analog loads while keeping error budget under control. |
| Melexis | Integrated sensor domains such as MLX91220 (5 V supply, ratiometric or fixed-output modes with internal reference handling). | Low-power MCU rail pattern (sensor sub-domain); current sensing on ECU / 24 V cards. | Melexis Hall-current sensors integrate precision front-end, reference handling and diagnostics in wide-temp automotive packages, effectively embedding a dedicated “sensor-domain” reference that still follows system VDD or an internal fixed reference, depending on configuration. |
Validation Matrix & Test Profile
To prove a wide-temp / VIN reference really survives your environment, you need more than a single room-temperature spot check. This section turns the requirements into a copy-ready validation matrix: temperature bins on one axis, VIN bins on the other, with measurable items such as Vref accuracy, start-up, UVLO behaviour and warm restarts at each point.
Temperature dimension
Start from a common set of chamber points and trim according to the part’s grade:
- Baseline bins: −40 / −20 / 25 / 85 / 125 / 150 °C.
- Industrial: −40 / 25 / 85 / 105 °C as a practical subset.
- Grade 2: focus on −40 / 25 / 85 / 105 °C.
- Grade 1: −40 / −20 / 25 / 85 / 125 °C.
- Grade 0: keep the full −40~+150 °C set.
Always include the specified temperature extremes plus at least one mid-range point where most ECUs actually live.
VIN dimension
The VIN axis should reflect the voltage actually seen at the reference pins, not just the battery rail:
- VIN_min (cold crank): worst-case supply at the reference after pre-reg sag.
- VIN_nominal: typical pre-reg output (for example 3.3 V or 5 V).
- VIN_max: upper limit of the reference’s intended operating range.
- VIN_post-surge: a steady-state point after surge/cold-crank testing.
ISO crank and surge waveforms still belong in system-level EMC; this matrix focuses on the DC end points where the reference must meet its envelope.
Test items per T×VIN point
- Vref accuracy: measure Vref and compute ΔVref in % or mV.
- Start-up time: duration from VIN crossing UVLO+ to Vref in ±X % window.
- UVLO on/off: rising and falling thresholds at a subset of key temperatures.
- Warm restart: behaviour after brown-out or cold crank profiles.
- PSRR spot check: Vref ripple with injected VIN ripple at a few frequencies.
Not every cell needs the full suite; UVLO curves and detailed PSRR can be measured at representative temperature and VIN points and referenced in the matrix notes.
Example accept criteria
- Total Vref error: |ΔVref| ≤ X % across all tested T×VIN points.
- UVLO margin: turn-on ≥ VMCU_min_safe + margin; turn-off ≤ VMCU_min_safe − margin.
- Hysteresis: UVLO hysteresis ≥ 2× worst-case VIN ripple amplitude.
- Start-up: tstartup ≤ Z ms at cold, nominal and hot corners.
- Warm restart: no sustained oscillation or PG chatter after brown-out profiles.
- PSRR / ripple: Vref ripple ≤ A mVpp under specified VIN ripple conditions.
X, Y, Z and A should be aligned with your overall error budget and system timing; the matrix is there to make coverage explicit.
Suggested CSV fields for the validation matrix
A simple CSV or spreadsheet with consistent headers makes it much easier to merge lab data, simulations and production screening. The table below shows a practical set of columns.
| Field | Description | Example value |
|---|---|---|
| T_degC | Chamber setpoint or measured board temperature. | −40, 25, 125 |
| VIN_V | Voltage at the reference supply pins. | 4.5, 5.0, 5.5 |
| Vref_meas_V | Measured reference output voltage. | 4.998 |
| DeltaVref_pct | Relative error versus nominal Vref, in percent. | −0.04 |
| Startup_ms | Time for Vref to settle within the spec window after UVLO+. | 1.3 |
| UVLO_mode | Measurement context: rising, falling, or N/A. | rising, falling, N/A |
| PassFail | Overall result for this T×VIN point. | PASS / FAIL / WARN |
| Notes | Any comments: chatter, long start-up, PSRR-only, etc. | “Brown-out chatter at −40 °C, VIN_min” |
BOM & Procurement Notes (Wide-Temp / Wide-VIN)
For a wide-temp / VIN reference, the hardest problems rarely appear in a schematic snapshot. They show up in the BOM notes: temperature grading, real VIN window, front-end protection and second-source strategy. This section defines the must-have fields, typical risks and a call-to-action so small batches can still land on robust choices.
Required BOM fields for wide-temp / VIN references
- Temperature grade & range (T_range): for example “−40~+125 °C, AEC-Q100 Grade 1” or “−40~+150 °C, Grade 0”.
- VIN window: VIN_min / VIN_typ / VIN_max at the reference pins, plus a short note on expected crank / surge profile.
- Target Vref & tolerance: nominal voltage and allowed total error over temperature and VIN.
- Iq and power dissipation: maximum quiescent current and any limit on internal drop power if the reference sees high VIN.
- Qualification & package: AEC-Q100 / industrial level, package type and maximum height.
- Front-end topology: direct battery, after LDO / DC-DC, with or without eFuse / surge stopper.
- Second-source policy: whether cross-brand options are required and at what level (family-level vs. pin-compatible).
Having these as explicit BOM fields gives procurement and FAE teams enough context to filter out “lab-only” references before they enter layout.
Typical risks to flag in BOM notes
- Room-temp-only precision: parts with impressive ±0.05 % @ 25 °C but weak or “typical only” over-temp specs are dangerous in automotive and harsh industrial rails.
- Grade 3 / industrial posing as automotive: some families stop at −40~+85 / +105 °C; they should not be treated as Grade 1/0 drop-ins.
- HV process EOL and lead time: wide-VIN references often sit on high-voltage processes with tighter capacity and more significant EOL risk.
- Front-end protection gaps: even if VIN ratings match the datasheet, insufficient TVS, surge stoppers or eFuses can push the real pins outside their survival window.
Treat these as checkboxes in internal reviews: any “yes” answer should trigger a closer look at the reference choice or front-end architecture.
BOM essentials, risk highlights and small-batch support
The three cards below summarise what to write into the BOM, what can go wrong, and how to submit a small-batch BOM for a quick sanity check or cross-brand guidance.
BOM essentials for wide-temp / VIN
Capture the key constraints in the BOM so a suitable wide-temp / VIN family is selected from the start:
- T_range and Grade (industrial vs Grade 2/1/0).
- VIN window at the reference pins and target surge / crank profile.
- Vref nominal and total allowed error across T and VIN.
- Iq budget and maximum allowable internal dissipation.
- Front-end topology and explicit second-source expectations.
These fields become the anchor for vendor shortlists and cross-brand mapping.
Wide-temp & wide-VIN risk highlights
Before you sign off a reference, quickly review the most common failure patterns:
- Room-temperature-only precision used in ECU or cold outdoor nodes.
- Grade 3 or industrial devices treated as true automotive Grade 1/0 replacements.
- No explicit EOL / PCN monitoring for HV reference families.
- Front-end TVS, eFuse or surge stoppers undersized for the real harness environment.
Mark any risk you suspect now; it is always cheaper to change a reference before layout and validation.
Submit your wide-temp / VIN BOM
Already have a candidate reference or family in mind but are unsure about temperature grade, VIN window or front-end protection? You can submit a small-batch BOM and get:
- A quick sanity check on T_range vs real deployment.
- A review of VIN / surge profile versus reference family limits.
- Cross-brand suggestions across the seven major vendors.
We prioritise small batches and engineering samples; you stay in control of final sourcing decisions.
Request a Quote
Wide-Temp / VIN Reference — FAQs
These FAQs focus specifically on wide-temperature, wide-VIN references in automotive and industrial environments: cold crank, load dump, UVLO behaviour, error budgets, validation and BOM / second-source questions. The visible text below is intended to match FAQPage JSON-LD one-to-one.
How do I choose a reference that still works when cold crank pulls the rail down to 3–4 V?
Start from the lowest voltage your reference pins actually see after pre-regulators and harness drops, not from the nominal battery value. Check that the reference’s VIN range and UVLO+ are comfortably below this minimum and that start-up is characterised at cold. If cold-crank VIN dips below headroom, you will need a front-end that rides through or a higher-ratio pre-regulator.
What temperature grade is “good enough” for an ECU that only sees −20 to +85 °C in the field?
If field data show −20 to +85 °C at the board, an industrial or Grade 3 device could be technically sufficient, but you still need margin for hotspots and self-heating. Grade 2 or 1 parts give more headroom for underhood variation, derating and future variants. Avoid relying on room-temperature-only accuracy when the ECU may ever see colder cranking or parked sun load.
How do VIN range and line regulation combine into a single Vref error budget for my design?
Take the line-regulation figure from the datasheet, for example a few mV per volt, and multiply it by the maximum VIN swing you expect at the reference pins. Convert that to a percentage of Vref and add it to your initial accuracy and temperature-drift terms. Whether you sum or RSS these terms depends on how conservative your overall error budget needs to be.
When should I place the reference directly from the battery versus after a pre-regulator rail?
Hanging the reference directly on the battery or 24 V bus only makes sense when it is built on a high-voltage process and explicitly rated for those VIN and surge conditions. In most ECUs and I/O cards, it is safer and more efficient to feed the reference from a protected pre-regulated rail, then validate error versus VIN using the narrower, cleaner window at that node.
How do I map automotive load-dump and surge specifications to the VIN ratings of a reference device?
Start from the system-level surge and load-dump pulses, then model or measure how much the TVS, eFuse, surge stopper and pre-regulator clamp those events before they reach the reference pins. The mapped waveforms must sit inside the reference’s absolute maximum and operating ratings, including duration. If they do not, upgrade the front-end rather than relying on “hidden” device robustness.
What UVLO thresholds and hysteresis are safe when VIN ramps slowly and carries ripple?
Choose UVLO+ high enough that, once Vref is declared valid, the downstream MCU or ADC rail is already above its own safe minimum with margin. Set UVLO− low enough that normal ripple and sag do not cause chatter and ensure hysteresis comfortably exceeds twice the worst-case ripple amplitude. Then verify these choices with slow-ramp and ripple-injected waveforms across temperature.
How can I verify Vref drift over −40 to +125 °C without access to a metrology-grade lab?
You can combine a modest environmental chamber with a stable mid-range DMM and a simple reference board. Allow adequate soak time at each temperature, log Vref and compare against the nominal value or a calibrated transfer standard. Repeat a few heat–cool cycles to expose hysteresis. While the setup will not yield ppm-level metrology, it is usually sufficient to confirm datasheet-wide temp claims.
Can I reuse a low-noise lab reference in an automotive or 24 V industrial VIN front-end?
Lab-grade references often focus on noise and room-temperature accuracy, with limited temperature and VIN range and little information about surge behaviour. Reusing them in automotive or 24 V industrial rails usually requires a robust front-end that shields them from crank, load dump and reverse events. Even then, temperature grade and validation effort often favour dedicated wide-temp / VIN families instead.
How do I protect a wide-temp reference against reverse battery and 24 V jump-start events?
Combine polarity protection and surge-limiting elements so the reference pins never see long-duration reverse or overvoltage conditions. Typical options include ideal-diode controllers or series MOSFETs for reverse battery, plus TVS, series resistance, eFuse or a surge stopper for jump-start. Validate the resulting waveforms at the reference node against both absolute maximum and operating ratings across temperature.
What is a reasonable Iq and power budget for a wide-temp VIN reference rail in ECU or industrial designs?
On high-current ECU or PLC backplanes, a few hundred microamps of reference Iq may be acceptable if it delivers robustness and tight specs. For always-on, low-power MCU rails, tens of microamps or less are preferable. Check power dissipation as VIN rises; even modest Iq multiplied by a large VIN–Vref drop can cause self-heating that eats into your temperature margin.
How should I derate a reference when PCB self-heating pushes the package close to its maximum temperature?
Use the package thermal resistance and nearby power devices to estimate junction temperature at your worst-case ambient. If the sum approaches the datasheet limit, treat that temperature as your real upper bound and derate accuracy expectations or VIN / load as needed. Move hot components, improve copper area or choose a higher-grade reference rather than routinely operating at the edge.
How do I specify second-source options when each candidate uses a slightly different VIN front-end topology?
Instead of insisting on pin-for-pin identical parts, define second-source requirements at the family and behaviour level: temperature grade, VIN window, UVLO behaviour, Iq and basic error budget. Make the front-end protection network part of the comparison, not an afterthought. During validation, confirm that each candidate device and its front-end combination still meets the same T×VIN test matrix and system-level limits.
