123 Main Street, New York, NY 10001

Sub-GHz / LoRa Node: RF Front-End & Ultra-Low Power

← Back to: IoT & Edge Computing

This page provides a detailed guide to the common challenges and troubleshooting strategies for Sub-GHz/LoRa nodes. It covers key aspects of design, such as link budget, frequency planning, matching, RF front-end integration, power management, and firmware strategies. Each FAQ offers actionable solutions, backed by evidence and steps to address issues such as signal loss, interference, power consumption, and reliability. The goal is to provide a comprehensive, practical approach to optimize node performance and ensure long-term reliability in real-world deployments.

H2-1. Definition & Boundary: what this page owns (and does not)

A Sub-GHz / LoRa end node is an ultra-low-power device that senses events, wakes briefly, exchanges a small amount of data over a single Sub-GHz radio link, and returns to deep sleep—while staying robust against installation detuning, temperature drift, interference, and battery sag.

  • WHAT IT IS A battery-powered Sub-GHz endpoint combining a narrowband/LoRa radio, a compact antenna/matching network, and an ultra-low-power MCU with a sleep RTC and event wake.
  • TYPICAL INPUTS / OUTPUTS Inputs: battery/energy source, sensor signals or interrupts, band/channel plan, enclosure/material constraints, temperature range. Outputs: uplink frames plus minimal telemetry (RSSI/SNR, frequency offset, brownout/reset reason).
  • SUCCESS METRICS Stable packet delivery under target installation conditions (margin preserved), predictable battery life (average-current budget met), and repeatable bring-up/validation results across temperature and production tolerances.
  • FAILURE SIGNATURES Range collapses after enclosure/hand effects, packet error rate worsens with temperature, “RSSI looks fine” but decoding fails under blockers, or low battery triggers resets during PA current peaks.

Owned scope (this page goes deep)

  • RF link Node-side link margin thinking: sensitivity, interference, blockers, and how margin is lost in real deployments.
  • Matching Matching network + antenna integration as a repeatable workflow (VNA → enclosure/hand → OTA checks).
  • Clocking Crystal/TCXO accuracy, temperature drift, and frequency-offset evidence that correlates with decoding failures.
  • ULP power Sleep/wake state machine, radio warm/cold start costs, and current profiling as a design instrument.
  • Robustness Battery sag/brownout resilience, ESD/EFT survival basics, and RF-vs-power noise coupling pitfalls.

Not owned scope (only link out, no deep-dive)

  • LoRaWAN gateways / concentrators (multi-channel, SX130x-class architectures, backhaul).
  • Network server / cloud platform behavior and ADR algorithm internals.
  • Non-Sub-GHz radios (BLE/Wi-Fi/Cellular/Thread/Zigbee) beyond brief comparisons.
  • Industrial protocol aggregation (OPC UA/MQTT) and gateway management planes.
  • Regional regulatory text (this page uses “design constraints” only, not legal guidance).

Keyword boundary checklist (Ctrl+F friendly)

Category Owned keywords (allowed) Not owned keywords (avoid)
Radio Sub-GHz node, LoRa, (G)FSK, sensitivity, blocking, adjacent channel, PER, RSSI/SNR, frequency offset concentrator, gateway backhaul, multi-channel, SX130x, network server
Antenna matching network, π/L network, S11, detuning, enclosure effects, OTA validation gateway antennas, site planning, tower/roof install guides
Power sleep RTC, wake sources, state machine, current profiling, brownout, peak current PoE PD, rack power, facility power distribution
System node firmware knobs, retransmit policy (node-side), minimal logs OPC UA/MQTT aggregation, cloud pipelines, platform dashboards

Routing rule: anything about multi-channel gateways/backhaul belongs to “LoRaWAN Gateway”; anything about server-side ADR/platform belongs to “LoRaWAN Server/Cloud”; deep EMC tactics belong to “EMC / Surge for IoT”.

Figure F1 — Node boundary map: what is inside the end node vs outside
Sub-GHz / LoRa End Node — Engineering Boundary OWNED (END NODE) Antenna Efficiency / detuning Matching π / L network RF Transceiver LoRa / (G)FSK modem Sensitivity / blocking ULP MCU Sleep RTC / wake State machine Sensors Interrupts Sampling Battery + PMIC Peak current / brownout NOT OWNED Gateway Concentrator / backhaul Network Server ADR / cloud logic Other Radios Wi-Fi / BLE / Cellular Platform Dashboards / pipelines Radio link Evidence RSSI/SNR • freq offset Success PER • margin • life

H2-2. Requirements First: turn needs into computable targets

A node design becomes predictable only after requirements are expressed as derived targets—a link margin objective, an airtime/energy budget per report, an average-current ceiling, and frequency-accuracy tolerances that hold across temperature and enclosure effects.

Requirement Matrix (what must be decided before schematic/layout)

  • Range & installation → define the deployment reality (enclosure, mounting, body proximity, indoor/urban blockers) and set a margin target.
  • Battery life → convert capacity + temperature + self-discharge into an average-current ceiling and a peak-current safety margin.
  • Payload & cadence → translate bytes + reporting interval + reliability policy into airtime and energy per report.
  • Latency & downlink → bound RX-window cost and re-try strategy without turning “reliability” into a battery killer.
  • Environment → map temperature and interference expectations into frequency accuracy, blocker tolerance, and validation scope.

Practical rule: “distance” is not a requirement. Installation + antenna efficiency + interference define the real range, and those must be captured up front.

Profile A — Periodic sensor

Small payload, long interval, extreme battery life priority. Success depends on sleep leakage control and stable frequency across temperature.

Life first few downlinks tight leakage

Profile B — Event alarm

Rare events, low latency, high delivery confidence. Success depends on wake-to-TX time, peak current robustness, and retry policy.

Latency bounded retries brownout risk

Profile C — Mobile tag

Changing orientation and detuning. Success depends on antenna robustness, interference tolerance, and conservative margin targets.

Margin heavy detuning blockers

Table R1 — Requirement → derived design targets (with verification)

Requirement Derived targets Why it matters How to verify
Range + install Margin objective; antenna efficiency tolerance; blocker tolerance class Prevents “lab-good, field-bad” outcomes driven by enclosure detuning and interference OTA tests in representative mounting; PER vs distance; blocker stress snapshots
Battery life Average-current ceiling; peak-current safety; brownout threshold strategy Stops resets during PA peaks and keeps lifetime predictable across temperature Current profiling + integration; cold/hot battery tests; brownout event counters
Payload + cadence Airtime budget per report; energy per report; packet format ceiling Controls duty-cycle pressure and prevents “reliability” from dominating energy Airtime computation + packet capture; energy-per-report measurements
Latency + downlink Wake-to-TX time; RX-window policy; retry/backoff limits Defines whether low-latency is feasible without destroying battery life Timestamped power-state traces; success rate under scheduled downlinks
Temperature Frequency-accuracy tolerance; calibration plan; start-up stability bound Frequency drift often appears as “mysterious decode failures” under temperature Thermal chamber sweep; frequency offset logs; PER correlation vs temperature
Enclosure constraints Antenna volume/placement rules; keep-out; ground reference strategy Small mechanical changes can erase margin more than any firmware change VNA + enclosure/hand A/B tests; detuning sensitivity report

Deliverable for reviews: if Table R1 is complete, every later design decision has a measurable reason and a verification method.

Figure F2 — Requirements → derived targets → design knobs (node-side)
Requirement-to-Target Map (End Node) Inputs Range + install enclosure / mounting Battery life capacity / temp Payload + cadence bytes / interval Latency + downlink RX window cost Environment temp / blockers Derived targets Margin target link budget objective Airtime budget per report / retries Iavg ceiling battery-life bound Freq accuracy ppm / drift / cal Design knobs Tx power PA / EIRP SF / BW / rate airtime vs energy Sleep leakage domain gating Wake time cold vs warm TCXO / ppm drift control

H2-3. Link Budget Deep-Dive: from “it works” to “it has margin”

A reliable Sub-GHz node is engineered around margin: the distance between what the link can deliver and what the receiver needs in real conditions. Margin is not a single datasheet number—it is the sum of measurable losses across RF, antenna integration, environment, temperature drift, and power integrity.

Standard link budget (structure only, measurable and iteratable)

  • Received powerEIRPPath lossExtra losses
  • Receiver requirementDemod threshold (set by bandwidth, noise figure, and required SNR/decision metric)
  • Link margin = (Received power) − (Receiver requirement)

Engineering meaning: margin is protected by reducing losses (matching/antenna detuning, blockers, temperature drift) or lowering the required threshold (e.g., LoRa parameters)—but every gain has a cost in airtime, energy, or latency.

Log RSSI / SNR Log Frequency offset Measure Current peaks Measure OTA PER Measure S11 with enclosure

Receiver sensitivity: bandwidth, NF, and threshold (why “RSSI looks fine” can still fail)

  • Bandwidth sets the noise power seen by the demodulator. Wider bandwidth generally raises the noise floor and tightens the decoding requirement.
  • Noise figure and front-end selectivity determine how much real-world noise and blockers raise the effective threshold above ideal conditions.
  • Demod threshold is not just a modulation label. Frequency error, phase noise, adjacent blockers, and supply-coupled noise can all push the required threshold higher.
  • LoRa SF/BW trade: increasing robustness often reduces the required SNR—but usually increases airtime, which raises energy per report and channel occupancy pressure.

Design discipline: treat “sensitivity” as a system threshold validated with OTA PER under temperature and blockers—not a single datasheet line item.

Transmit side: EIRP is PA output minus real losses

  • PA output is the starting point. Real EIRP is reduced by matching loss, antenna efficiency, and enclosure/body detuning.
  • Matching loss can be small on paper yet large after tolerance, layout parasitics, and enclosure coupling are included.
  • Antenna efficiency can dominate margin loss in compact devices. A small placement change can erase more margin than any firmware parameter.
  • Detuning (enclosure/hand/wall) shifts resonance and can create a field failure signature: range collapses without obvious RF “faults.”

Validation rule: always compare “no-enclosure” vs “final enclosure / hand-effect” S11 and OTA PER. Matching that looks perfect on a bare PCB can still underperform in the final product.

Environmental “hidden losses”: multipath, blockage, and temperature drift

  • Multipath can turn a stable RSSI into unstable decoding. SNR and PER trends are often more informative than RSSI alone.
  • Blockage and orientation changes can create large variability even at short distances (especially for small antennas).
  • Temperature drift increases frequency error and can reduce demod margin even when RSSI appears unchanged.
Symptom PER rises with temp Evidence freq offset grows Symptom short-range drops Evidence SNR swings

Margin Killers (each maps to evidence and a node-side knob)

1) Enclosure / hand detuning

Symptom: lab range is strong; final product range collapses after enclosure or mounting changes.

Evidence to capture

  • S11 shift with enclosure and hand-effect A/B
  • OTA PER change at fixed distance/orientation

Node-side knobs

  • Antenna placement/keep-out and ground reference tuning
  • Matching network retune in final mechanical stack

2) Blocking / strong interferers

Symptom: intermittent failures in real sites; decoding fails even with acceptable RSSI.

Evidence to capture

  • PER vs time correlated with site activity
  • SNR collapse under nearby transmitters

Node-side knobs

  • Front-end filtering / selectivity improvements
  • Parameter choices that increase robustness (with energy tradeoffs)

3) Frequency drift (temperature / aging)

Symptom: PER rises with temperature; join/handshake succeeds at room temp but fails at extremes.

Evidence to capture

  • Frequency offset vs temperature (thermal sweep)
  • PER correlation vs frequency offset

Node-side knobs

  • Crystal/TCXO selection and calibration plan
  • Startup stability time and compensation strategy

4) Battery sag / brownout during TX peaks

Symptom: failures occur at low battery or cold conditions; resets happen during transmission bursts.

Evidence to capture

  • Voltage droop and peak current during PA ramp
  • Reset reason counters / brownout flags

Node-side knobs

  • Power-path impedance, decoupling, and rail sequencing
  • TX power/ramp management aligned to battery capability

5) Supply-coupled noise into RF

Symptom: RF performance degrades when digital activity or DC-DC switching increases (especially in RX).

Evidence to capture

  • PER vs mode (DC-DC on/off, CPU high/low)
  • SNR change correlated with switching activity

Node-side knobs

  • RF rail filtering / LDO strategy for RX critical phases
  • Firmware scheduling: quiet windows for RX

Field-ready mindset: every “margin killer” must have (1) a captured symptom, (2) a measurable evidence trace, and (3) a node-side mitigation knob.

Figure F1 — Link Budget Map: measurable loss points across the node-side RF chain
Link Budget Map (End Node) TX PA power Pout MATCH loss / tune S11 ANT efficiency OTA PATH block / multipath d wall RX NF blockers threshold Relative loss / risk hot spots small medium large Matching loss Antenna detuning Blockers / interference Temp drift / freq error Battery sag Supply-coupled noise

H2-4. Modem Choice: LoRa vs (G)FSK for an end node

Modem selection is a constraint-driven trade: robustness vs airtime, energy per report vs latency, and field tolerance vs throughput. The right choice depends on payload size, reporting cadence, downlink expectations, and how uncertain installation and interference conditions are.

Core trade (node-side)

  • LoRa tends to deliver higher link budget and stronger tolerance to challenging RF environments, at the cost of longer airtime, higher channel occupancy, and potentially higher energy per report.
  • (G)FSK / 2-FSK tends to deliver lower latency and efficient short packets, but often requires better margin discipline under blockage and interference.

Decision discipline: compare options using energy per report and success probability under real installation—not just peak TX current or a single “range” claim.

Table M1 — Engineering comparison (range / airtime / energy / robustness)

Dimension LoRa (G)FSK / 2-FSK
Range & margin Typically favors large margin targets and uncertain installations; useful when detuning/blockage is common. Works well when margin can be kept healthy with antenna integration and site conditions are less hostile.
Airtime Often longer for the same payload when using higher robustness settings; increases channel occupancy pressure. Often shorter for compact packets; supports low latency and frequent reporting without excessive airtime.
Energy per bit Can be competitive when it avoids retries; can become expensive when airtime dominates. Efficient for short packets and quick exchanges; retries under harsh RF can change the outcome.
Robustness Strong tolerance to weak links and many impairment types; still sensitive to blockers and frequency error if not controlled. More sensitive to blockage/interference regimes depending on configuration; requires tighter margin discipline in tough sites.
Latency Latency can grow with robustness settings due to longer airtime and schedule constraints. Well suited to bounded latency for event alarms and frequent updates.
Downlink cost Downlink windows can become expensive if frequent; airtime choices influence battery impact. Downlink handling can be efficient for short, time-bounded exchanges; still requires RX budget management.
Hidden gotcha “More robustness” can inflate airtime and amplify duty/occupancy constraints, which can indirectly increase failures via collisions and retries. “Fast packets” can look great in the lab but fail in installations where detuning or blockers are not controlled.

Practical decision rules (end node)

  • If installation uncertainty is high (small antenna, enclosure detuning, wall mounting), prioritize the option that best preserves margin under detuning → often LoRa-leaning.
  • If payloads are small and reporting is frequent (or bounded latency matters), prioritize short airtime and energy per report → often (G)FSK-leaning.
  • If downlink is frequent, budget RX windows explicitly; avoid “reliability policies” that silently dominate the battery budget (both modems can become expensive).
  • If the site has strong blockers, front-end selectivity and filtering strategy can dominate modem choice; verify with blocker stress tests rather than assumptions.

Recommendation for reviews: make modem choice a spreadsheet line item using payload, interval, retries, and measured PER—then validate with enclosure + temperature + blocker tests.

Figure F2 — Modem trade-off map: robustness vs airtime, driven by node constraints
LoRa vs (G)FSK — Node-Side Trade Map LoRa Robustness margin-friendly Typical outcomes Airtime Energy/report Latency Field tolerance Best-fit node cases uncertain install • detuning high blockage • margin heavy (G)FSK / 2-FSK Low latency short packets Typical outcomes Airtime Energy/report Latency Field tolerance Best-fit node cases short payload • frequent bounded latency • efficient Constraints Payload Interval Downlink Latency Install Blockers

H2-5. Frequency Plan & Reality: how bands, channels, and occupancy shape end-node design

Sub-GHz ISM allocations vary by region, but the end-node impact is universal: airtime budget, retry strategy, channel plan, and frequency error tolerance. This section avoids regulation “encyclopedias” and focuses on design tradeoffs forced on the node.

Common node-side consequences (independent of region details)

  • Occupancy pressure turns reliability into an airtime problem: longer packets and aggressive retries can consume the entire transmission budget.
  • Channel constraints force a channel plan: scanning, hop/rotate logic, and fallback channels become part of the RF robustness strategy.
  • Frequency accuracy becomes a system limiter for narrow channels and cold/hot operation: ppm and drift can quietly raise the demod threshold.
  • Bandwidth allowance changes the sensitivity/airtime balance: wider bandwidth improves timing but raises noise power; narrower bandwidth tightens frequency tolerance.

Practical framing: treat “regional rules” as an input that defines a budget (airtime, channels, spectrum shape). Node design then decides how to spend that budget.

Region patterns (no numbers): what typically changes and what the node must do

Pattern type What it forces on the node Design response (node-side)
Occupancy-limited
airtime budget
Packet size, retries, and reporting cadence must fit a transmission budget. Collisions and retries become expensive. Shorter payloads, fewer retries, smarter backoff, and “event batching” to reduce airtime peaks.
Channel-plan constrained
channel strategy
Not every channel is equivalent; some may be preferred/required/limited by plan categories. Explicit channel rotation, scan+lock policy, and a deterministic fallback list for noisy sites.
Spectrum-shape sensitive
emissions
Output network and PA behavior can shift spectrum shape, especially with layout/parasitics. Output filtering strategy, stable matching in the final enclosure, and spectrum checks during bring-up.
Narrow-channel tolerant
freq error
Frequency error and drift can dominate PER, especially across temperature. Crystal/TCXO choice, warm-up time, calibration plan, and AFC usage (detailed in H2-7).
Verify occupancy category Verify channel list Verify allowed BW types Verify antenna constraints

Frequency plan meets clock reality: ppm, drift, and AFC (setup for H2-7)

  • Frequency error budget tightens as channels narrow and temperature range widens; the demod threshold can rise without any RSSI change.
  • Drift sources include temperature, aging, and supply conditions. Cold-start and low-battery conditions can shift frequency behavior.
  • AFC can reduce steady-state error but is limited by capture range, convergence time, and how short the packets are.
  • Calibration strategy becomes a design choice: initial trim, warm-up wait, multi-point temperature compensation, and periodic re-trim policy.

Node-centric rule: frequency planning is not a paperwork step—clock behavior must be budgeted and verified with temperature sweeps and PER correlation.

Checklist: 6 items to confirm before finalizing node RF design

  • Band: target frequency range (impacts antenna size/efficiency and detuning risk).
  • Channel plan: channel list and spacing categories (drives scan/rotate strategy and interference fallback).
  • Occupancy constraints: airtime/duty/occupancy category (defines reporting cadence and retry budget).
  • Max EIRP class: output class categories (sets PA/power-path peak requirements and thermal limits).
  • Allowed bandwidth types: BW categories and spectrum shape expectations (impacts sensitivity trade and filtering needs).
  • Antenna constraints: enclosure, mounting, and ground reference limitations (defines OTA validation plan and matching stability targets).

Quality gate: each checklist item must map to a concrete node decision: packet sizing, retry policy, channel rotation, clock plan, PA ramp, and OTA test coverage.

Figure F3 — Constraint-to-design map: planning inputs translated into node decisions (no legal numbers)
Frequency Planning → Node Design Decisions Planning inputs Band target ISM range Channels list & spacing Occupancy airtime budget EIRP class output category Allowed BW BW types Antenna enclosure & mount Node decisions Packet sizing payload & framing Retry policy backoff & caps Channel rotation scan/lock/fallback Clock plan ppm • warm-up • AFC TX behavior power ramp & limits Antenna validation OTA A/B checks

H2-6. RF Front-End Architecture: which blocks decide success in a Sub-GHz node

A Sub-GHz node is not “just a transceiver IC.” Real reliability is determined by front-end selectivity, linearity under blockers, output network behavior, and power/ground noise coupling. The architecture is best treated as a tunable system with evidence-driven validation.

Node RF chain as an engineering system (blocks + what each must prove)

  • RX front-end: LNA + filtering + selectivity must survive blockers and adjacent activity without raising the effective threshold.
  • Synth/clock: frequency stability and phase noise behavior influence demod margin and temperature sensitivity.
  • TX path: PA behavior + output network must deliver usable radiated power without wasting energy in mismatch or spectral artifacts.
  • Power & ground: DC-DC/LDO ripple and ground bounce can degrade PER even when DC rails “look fine.”
Evidence PER vs temperature Evidence PER vs blockers Evidence freq offset drift Evidence OTA A/B (enclosure)

RX path: LNA, filtering, blocking, and why IIP3 matters in the field

Front-end filtering & selectivity

Why it matters: weak-link performance can collapse when nearby energy raises the effective noise floor or desensitizes the receiver. How to validate: compare PER under controlled interferers and adjacent activity, not just “quiet lab” sensitivity.

Blocking & adjacent activity

Field signature: intermittent decode failures with acceptable RSSI. Evidence focus: SNR and PER trends during site activity windows. Node knobs: improve selectivity, reduce front-end overload, and choose parameters that increase robustness (with airtime tradeoffs).

IIP3 / intermodulation (IM3)

Field signature: failures that appear “random” until strong-signal combinations occur. Validation method: two-tone or multi-signal stress while monitoring PER and threshold shift. Node knobs: reduce large-signal energy at the LNA input, strengthen filtering, and avoid front-end compression regimes.

Node-centric interpretation: “sensitivity” can be defeated by blockers and intermodulation. The effective demod threshold becomes higher than expected unless selectivity and linearity are validated.

TX path: PA efficiency, spectral behavior, and output network consequences

PA efficiency vs battery reality

Field signature: battery life misses targets, or resets happen during TX peaks at cold/low battery. Validation method: capture peak current + rail droop during PA ramp and compare energy per report across output settings.

Output network: mismatch and “hidden” radiated loss

Field signature: configured TX power looks correct, but real range varies widely across enclosures/mounting. Validation method: S11 with final enclosure + OTA PER A/B. Matching stability matters more than a single tuning snapshot.

Spurs / harmonics and spectrum shape (design impact)

Design meaning: output network and layout parasitics can change spectral shape and reduce usable energy in-band. Validation method: spectrum observation during bring-up while sweeping output settings and power modes (no legal limits quoted here).

Node-centric interpretation: delivered margin is shaped by PA + output network + enclosure. OTA validation is required because “power at the pin” is not “power in the field.”

Power noise: why rails can look OK while PER becomes worse

  • Ripple coupling paths: supply noise can enter PLL/VCO behavior, RX bias points, and baseband reference nodes.
  • Mode-dependent failures: PER may degrade when DC-DC switching mode changes, when CPU activity increases, or when peripherals wake.
  • Evidence-driven checks: compare PER in DC-DC on/off or mode A/B tests, and schedule “quiet windows” for RX to isolate coupling.

Validation discipline: use A/B toggles (power modes, scheduling) and correlate PER with switching activity. DC measurements alone rarely reveal threshold shifts caused by noise coupling.

Evidence loop: turning architecture into a repeatable debug process

  • Classify the symptom: weak-link edge, strong interference windows, temperature-driven failures, or power-mode coupling.
  • Capture the right evidence: RSSI + SNR + PER + frequency offset + peak current + reset reasons.
  • Run a single-variable A/B: filtering change, power mode change, PA ramp change, channel strategy change, or clock plan change.
  • Lock gains with regression tests: enclosure A/B, temperature sweep, and blocker stress to confirm margin improvements are real.
Figure F4 — Node RF chain & “Where Margin Dies”: blockers, detuning, ripple, and spurs highlighted
Node RF Chain — Where Margin Dies ANT radiation MATCH filter T/R switch RX FE LNA • NF IIP3 • sel TRANSCEIVER demod • synth baseband PA eff • ramp OUT NET match • spurs ! detune ! blockers ! ripple ! spurs Evidence tools (node-side) VNA S11 in final enclosure Spectrum spurs & output shape Scope droop & ripple correlation

H2-7. Matching Network & Antenna Integration: from theory to a repeatable debug workflow

In a Sub-GHz end node, matching, filtering, the antenna, and the final enclosure behave as one system. A “perfect” S11 curve on a bare board can still produce poor OTA performance once detuning, efficiency loss, and near-field coupling appear. This section focuses on a reproducible workflow rather than formula memorization.

Why matching + filtering + antenna must be treated as one system

  • Matching network shapes reflection loss and in-band insertion loss, and can influence spectrum shape via parasitics.
  • Antenna + enclosure determine radiation efficiency and detuning behavior; these often dominate real range stability.
  • Mounting / hand effect can shift resonance and increase loss, reducing effective radiated margin without changing configured TX power.

Practical rule: validate in the final mechanical state; board-only tuning is only a starting point.

Typical topologies (chosen by interface, not by equations)

Single-ended → single-ended (external or discrete antenna)

Use L or π networks when RF pin is single-ended and tuning freedom is needed. Prioritize repeatability under enclosure detuning and keep insertion loss low to protect efficiency.

Differential RF pins → single-ended antenna (balun-based)

Use a balun when the transceiver exposes differential pins. Layout and symmetry dominate; reserve 1–2 tuning parts for final enclosure adjustments.

Package / PCB antenna (system-level tuning)

Treat tuning as system tuning: enclosure materials, battery, cables, and nearby copper can shift resonance and reduce efficiency. OTA verification is mandatory because S11 alone can be misleading.

A repeatable 3-step tuning workflow (designed for reproducibility)

  • Step 1 — Reference S11 & bandwidth sanity: validate the measurement chain and the reference layout; confirm resonance and usable bandwidth cover the intended channel set.
  • Step 2 — Enclosure / hand detuning sweep: re-measure with final enclosure, battery, and typical mounting/handling; record resonance shift direction and bandwidth compression.
  • Step 3 — Spectrum shape + OTA validation: check spectrum behavior across power modes and output settings, then confirm OTA performance (PER A/B) matches the tuning intent.

Decision gate: if S11 is acceptable but OTA is poor, treat it as an efficiency/ground/near-field coupling problem, not a “more tuning” problem.

Small BOM template (tuning-friendly footprint plan)

Template Common footprint Reference designators Practical guidance
π network
C–L–C
3 pads in series path with two shunt positions to ground C1 — L1 — C2 Reserve tuning range; watch capacitor tolerance/voltage coefficient; keep ground return low-inductance.
L network
L–C
2 pads (series + shunt), minimal insertion loss when well-chosen L1 + C1 Good for quick tuning; still needs enclosure validation; keep placement tight to antenna feed.
Balun + trim
diff→SE
Balun footprint + 1–2 reserved tuning parts BL1 + (C/L trim) Layout symmetry is critical; reserve small trim to correct enclosure detuning and parasitic shifts.
Tip reserve 0Ω/NC pads Tip keep shunt GND short Tip tune in final enclosure

Common failure modes (S11 looks great, OTA is still poor)

  • Ground reference / return path issues: gaps, long returns, or unintended current paths create loss and pattern distortion.
  • Low radiation efficiency: resonance aligns but materials and nearby objects absorb energy; real radiated power drops.
  • Near-field coupling: battery, cables, shields, or sensor flex alter resonance and pattern unpredictably.
  • Measurement illusions: calibration/fixture errors can produce attractive curves that do not translate to real use.

Fast triage: perform enclosure A/B and hand-effect A/B OTA checks; if the deltas are large, optimize antenna integration before deeper radio parameter changes.

Figure F5 — Matching + Antenna Co-Design Flow: reference → S11 → enclosure/hand → spectrum → OTA
Matching + Antenna Co-Design Workflow Build & measure repeatable steps • evidence outputs 1) Reference layout known-good feed + footprints output: baseline 2) Measure S11 (VNA) resonance • bandwidth • repeatability output: S11 3) Add enclosure / hand detuning & efficiency changes risk: detune 4) Check spectrum spurs • harmonics • mode changes output: spec 5) OTA validation (PER A/B) final enclosure • mounting A/B • repeatable distance statistics ! S11 ok, OTA bad Tools VNA S11 curve Spectrum spurs shape OTA A/B PER statistics

H2-8. Clocking & Frequency Accuracy: how ppm, drift, and aging turn into packet loss

Frequency accuracy is a node-side reliability variable. As temperature, aging, and supply conditions shift the carrier, synchronization becomes harder and the effective demodulation threshold rises—often without obvious RSSI changes. This section focuses on symptoms, evidence, and corrective actions that can be implemented on the node.

Mechanism: how frequency error becomes real packet loss

  • Offset increases → synchronization and demodulation become less reliable, especially at the link edge.
  • Offset drifts with temperature → performance changes over time and environment, creating “site-dependent” instability.
  • Adjacent activity stress grows when offset is large → selectivity and robustness requirements tighten.

Key point: treat frequency error as a budget with evidence (offset vs temperature), not as a static crystal spec.

Crystal vs TCXO: practical selection boundary for end nodes

Decision driver Crystal (typical fit) TCXO (typical fit)
Temperature span Works when drift can be tolerated or compensated with calibration/AFC. Preferred when wide temperature drift would otherwise cause frequent PER swings.
Power & startup Often lower power and simpler bring-up; warm-up behavior still matters. May cost more power or time, but improves stability and reduces offset uncertainty.
Reliability target Viable when firmware can close the loop (calibration + evidence-driven compensation). Preferred when deterministic capture margin is needed across environments and mounting conditions.
System cost Lower BOM cost; requires stronger validation and compensation planning. Higher BOM cost; reduces the burden on calibration and field variance.
Cue wide temp swings Cue join reliability critical Cue narrow-channel tolerance

Calibration strategy: from factory baseline to runtime compensation

Layer 1 — Factory baseline

Record a baseline offset under controlled conditions so later behavior can be compared and bounded. The goal is a stable reference point for debugging and drift detection.

Layer 2 — Temperature point compensation

Establish a small set of temperature points and build a correction curve for typical device build variance. This converts “temperature drift” into a predictable compensation table.

Layer 3 — Runtime AFC / offset compensation

Use runtime measurements to reduce steady-state offset and recover margin. Focus on capture range, convergence time, and whether packets are too short for stable convergence.

Implementation goal: offset vs temperature becomes a logged signal; changes in PER can be correlated to offset drift rather than guessed.

Table C1 — Symptom → first 3 evidence checks (node-side)

Symptom Evidence #1 Evidence #2 Evidence #3
PER gets worse as temperature rises Frequency offset trend vs temperature (CFO/offset readout) RSSI/SNR stability (to avoid mistaking path change for clock drift) Temperature + supply voltage correlation (drift vs operating state)
Intermittent join / channel-specific failures Offset at join window (capture margin / lock failures) Sync/preamble-related failure counters or lock indicators Startup/warm-up correlation (fails right after power-up vs after settling)

Workflow: confirm offset evidence first; then decide whether the fix is calibration/AFC policy, reference upgrade (crystal→TCXO), or timing/warm-up adjustment.

Figure F6 — Frequency error → radio effects → field symptoms → evidence strip (offset, RSSI/SNR, temp/volt)
Clocking Accuracy — From Error to Packet Loss Error sources Radio effects Field symptoms Temp drift Aging Voltage pulling Load tolerance CFO / offset ↑ Sync harder Threshold ↑ Adjacent stress PER worse hot Join fails Channel-specific instability First evidence checks (node-side) Offset CFO trend RSSI/SNR stability Temp/Volt correlation

H2-9. ULP Power Architecture: sleep is not “small current”, it is a correct state machine

Ultra-low-power behavior is achieved when the node transitions through the right states with the right timing, and when each state has an explicit entry/exit condition. This section turns power into a measurable state machine and an “energy-per-report” ledger that can be optimized iteratively.

Start with a power state machine (measurable, testable, optimizable)

  • Sleep: only retention + RTC + selected wake sources; everything else is off or gated.
  • Wake: stabilize rails, restore clocks, verify brownout flags, and decide the next path.
  • Sense: enable sensor domain briefly, capture data, then power-gate aggressively.
  • Tx: radio on, PLL lock, transmit packet; minimize pre/post overhead.
  • Rx window: open only the necessary downlink window; enforce a hard timeout.
  • Back to sleep: log minimal evidence, shut down domains deterministically.

Design rule: each state must have an owner, a timeout, and a measurable energy contribution.

Energy-per-report ledger (turn “battery life” into an accounting problem)

Battery life is controlled by the report cycle: energy = Σ (state duration × state current). Numbers are not fixed here—use proportional budgeting to identify the biggest levers.

Ledger structure (what to measure and log)

  • Duration: time spent in each state (Sleep/Wake/Sense/Tx/Rx/Store).
  • Current: state current measured at the battery input or domain rails.
  • Events: retries, downlink windows opened, sensor-trigger bursts, brownout events.

Optimization principle (what usually dominates energy)

  • Tx/Rx overhead often dominates when reporting is frequent or retries occur.
  • Sleep leakage dominates when reporting is rare (months/years targets).
  • Wake/Sense overhead dominates when sensors require stabilization or high-rate bursts.

Practical goal: make the ledger visible; optimize the largest bar first, not the smallest current spec.

ULP MCU: RTC, wake sources, and GPIO leakage traps

Wake sources (use the lowest-energy trigger that matches the use case)

Typical wake sources include: RTC tick, sensor interrupt, accelerometer motion, reed/door contact, and external supervisor. Each wake path should have a clear debounce rule and a maximum duty rate.

GPIO leakage traps (sleep current often fails here)

Common traps: floating pins, mismatched pull-ups/pull-downs, always-on external sensors back-powering through IO, and level-shifter leakage paths. Validate “all pins defined” in sleep, and isolate rails to prevent back-feed.

Tip define every GPIO Tip avoid back-power paths Tip log wake reason

Radio: warm start vs cold start, PLL lock time, and Rx-window control

Warm start vs cold start (choose by energy budget, not preference)

Warm start saves re-initialization time but may increase leakage if too much stays powered. Cold start minimizes leakage but costs more energy per report due to longer setup and PLL lock. Use the ledger to decide which wins for the reporting interval.

Rx window is expensive (control it as a bounded state)

Downlink listening can dominate energy. Enforce: shortest practical window, hard timeout, limited retries, and “no-open” rules when battery is low or failure count is high.

Measurement hint: instrument PLL lock time and Rx on-time; treat both as first-class ledger entries.

Power path: LDO vs buck, domain gating, load switches, and brownout realism

LDO vs buck (decide by load profile and battery voltage span)

LDOs can be simple and quiet but waste energy when battery voltage is far above the rail. Bucks improve efficiency under load but can add ripple and startup overhead. The right choice depends on Tx burst current, sleep leakage, and voltage headroom.

Domain gating and load switches (make “off” real)

Split power into domains (MCU retention, sensors, radio, storage). Use load switches to fully cut domains that would otherwise leak or back-power. Ensure wake order avoids IO back-feed.

Brownout under burst (battery internal resistance is a system component)

Tx bursts can cause supply droop; if rails dip below reset thresholds, the node can loop in partial wake states. Add brownout logging, control inrush, and stage domain enables to prevent unstable oscillation.

Reliability rule: a stable boot path and deterministic power-down prevent hidden “half-awake” drains.

Figure F7 — Power State Machine + Energy Budget Ledger (duration × current, shown as proportions)
ULP Power State Machine + Energy Ledger Sleep RTC + wake src Wake rails + clocks Sense sensor domain Tx PLL lock + send Rx window bounded listen Store / Log minimal evidence Sleep Energy per report (proportional bars) each bar = duration × current (tune by changing timeouts, retries, and domain gating) Sleep leakage Wake + Sense Tx overhead Rx window ! PLL lock time matters ! GPIO leakage traps ! Rx window can dominate

H2-10. Firmware Strategy for Battery & Reliability: retries, windows, and logs as trade-off knobs

Battery life and reliability are controlled by firmware knobs. Each knob should have a defined benefit, a measurable cost in the energy ledger, and a safe fallback mode. This section stays on the node side: it focuses on how to choose strategies that maximize delivery success per unit energy.

Knobs overview: each knob must have benefit, cost, and a safe operating envelope

Knob reporting Knob payload packing Knob retries & randomization Knob RX windows Knob degradation modes Knob evidence logging

Design rule: knobs must not create runaway loops; enforce caps, backoff, and a “return to sleep” guarantee.

Reporting strategy: periodic vs event-driven (and how to avoid wasting energy)

Periodic reporting (predictable ledger)

Use when the application needs continuous time-series coverage. Optimize by reducing wake overhead, packing multiple measurements, and keeping Tx/Rx windows bounded.

Event-driven reporting (energy proportional to real activity)

Use when changes are sparse. Protect battery life with debounce rules, maximum event rate, and “cooldown” periods to prevent burst storms.

Packing / compression (reduce airtime and overhead)

Combine multiple samples per report, use compact encoding, and avoid frequent tiny packets. The goal is fewer radio wakeups for the same information content.

Energy lens: fewer radio state entries usually beats micro-optimizing sensor read current.

Retry strategy: ACK cost, max retries, randomization, and controlled degradation

ACK has a cost (treat it as a budgeted feature)

ACK requires opening an Rx window and often re-transmitting. Use ACK only when the payload value or safety requirement justifies the energy cost.

Max retries + randomization (prevent synchronized collisions)

Cap retries, use randomized backoff, and add jitter to periodic schedules. This reduces repeated failures that waste energy and worsen congestion locally.

Failure degradation (save battery when the link is unhealthy)

When failure persists, enter a degradation mode: reduce reporting frequency, shorten Rx windows, limit Tx attempts, and prefer “store-and-forward later” behavior when applicable.

Safety rule: enforce a hard upper bound on “awake time per cycle” to prevent battery collapse.

Minimal evidence logging: a small, durable chain for field debugging

Logs must be minimal to protect flash endurance and energy, but sufficient to explain failures. The goal is a consistent evidence chain across resets and brownouts.

Evidence item Why it matters How to use it (node-side)
Boot reason reset Separates planned wake from crash/brownout loops. Drive state machine entry path; detect unstable power cycles.
Brownout flag power Shows supply droop under burst or inrush. Trigger safer profile: fewer retries, staged enables, longer settle.
RSSI/SNR link Distinguishes path loss vs internal radio issues. Correlate with PER; decide when to degrade or pause downlink windows.
Frequency offset clock Explains temperature-dependent failures. Trigger compensation table selection / AFC policy changes.
Last error code radio Points to PLL lock, timeout, or channel access failures. Map to retry behavior and safe mode; reduce futile awake loops.

Durability rule: log only on state exit or failure transitions; avoid per-packet writes.

Responding to parameter changes safely (node-side only)

  • Validate bounds: reject values that break the energy ledger or exceed awake-time caps.
  • Keep a safe baseline: maintain a fallback profile that prioritizes battery survival and stable sleep.
  • Prove with evidence: after a change, compare PER, RSSI/SNR, offset, retries, and energy-per-report trends.

Boundary: no network-server algorithm details are needed; only safe node-side acceptance and fallback are defined here.

Figure F8 — Firmware Knobs Map: benefit ↔ cost ↔ when to use (node-side)
Firmware Strategy Knobs (Node-Side) Hard rule: cap total awake time per cycle prevents runaway retries and battery collapse Reporting periodic vs event-driven benefit fewer wakes cost burst risk Payload packing / compact encoding benefit less airtime cost latency Retries max retries + random backoff benefit success ↑ cost energy RX windows open only when needed • hard timeout high cost listen time benefit downlink Degradation modes battery survival when link is unhealthy benefit save energy cost slower data Evidence logging boot reason • brownout • RSSI/SNR • offset • last error Rule log only on transitions avoid per-packet writes

H2-11. Robustness & EMC-by-Design

Field failures rarely look like “RF only” or “power only”. A robust Sub-GHz/LoRa node treats ESD/surge/EFT, battery transients, and RF-digital coupling as one system with measurable checkpoints.

Design intent

What “robust” means for a node

Robustness is achieved when disturbances cause contained outcomes (no latch-up, no silent data corruption, no permanent RF sensitivity loss) and leave a minimal evidence trail for diagnosis.

  • Pass criteria: no unintended reset loops, stable packet error rate under nearby interferers, no flash corruption after brownouts, predictable recovery after ESD hits.
  • Fail patterns to prevent: “works on bench, fails in enclosure”, “PER spikes only on battery”, “random join failures after cold soak”, “RF range collapses after one ESD event”.
Deeper TVS/CM choke/isolation theory belongs to the sibling page: EMC / Surge for IoT. This chapter stays strictly on node-side integration and actionable checkpoints.
Threats → countermeasures

Threats vs Countermeasures (with example MPNs)

Use the table as a design checklist. Each row links a field threat to a concrete node-side action and example parts. Always validate voltage class, capacitance, and package against the target band and layout.

Field threat How it breaks a node Node-side countermeasure (actionable) Example MPNs (typical choices)
Antenna ESDHand/near-field LNA/receiver front-end damage, sensitivity loss, intermittent RX desense after “one hit”. Place ultra-low-C RF ESD diode at antenna feed (closest possible), keep shunt path short to RF ground, add via-stitch fence near antenna keep-out. Littelfuse PESD0402-140 (0.25 pF class)
Semtech RClamp0521PA (≤0.5 pF class)
Infineon ESD0P4RFL (0.4 pF @ RF class)
Sensor/IO ESDUser touch MCU GPIO latch-up, sporadic resets, stuck pins, phantom wakeups. Add ESD diodes at external connectors; series-R (small) for edge-rate; clamp before long trace runs into MCU; ensure return path is low impedance. Nexperia PESD5V0S1UL (single-line ESD)
SMF05C (5-line ESD/TVS array family)
EFT on long wiresInductive loads nearby False triggers, ADC glitches, wake storms, packet loss correlated with nearby motors/relays. For any long-wire sensor: use RC input conditioning + ESD/TVS clamp; consider common-mode choke on the cable pair; route as tight differential pair when applicable. Murata DLW5BSM501TQ2L (CMC example)
Vishay SMBJ33A (TVS diode family, pick voltage class)
Murata BLM18AG102SN1 (ferrite bead example)
Battery reverseMis-insert Permanent damage, or latent leakage that kills battery life. Prefer ideal-diode / ORing controller + MOSFET over a simple diode when budget allows; verify reverse leakage at temperature. ADI LTC4412 (ideal-diode controller + P-MOSFET)
Hot-plug / inrushBattery internal R Brownout loops during TX, flash write corruption, “random join failures” under cold battery. Add eFuse / hot-swap with controlled dV/dt; provide local bulk near PA; define a “no-flash-write” zone around brownouts; log reset reason. TI TPS2595 (eFuse family with OVP options)
TI TPS25940 (eFuse family with reverse blocking)
Supply dipsCold soak Silent state-machine corruption, RTC domain glitch, “never wakes” failures. Use a voltage supervisor with proper threshold/delay; separate always-on RTC domain; ensure BOR settings match the battery chemistry. TI TPS3839 (ultra-low power supervisor family)
DC-DC noiseRF desense PER worsens without obvious RSSI change; sensitivity collapses only when buck is enabled. Isolate RF supply with post-LDO or LC filter; keep switch node away from RF; stitch ground; verify RX noise floor with buck on/off. Murata BLM18AG102SN1 (bead example for rail segmentation)
Practical rule: if a protection part is not placed at the “entry point”, it becomes a decorator instead of a protector. Distance adds inductance; inductance raises clamp voltage.
Layout checkpoints

PCB placement rules that prevent “bench-pass / field-fail”

  • Antenna corner discipline: RF ESD diode + matching sit at the feed; a short, wide shunt to RF ground; via fence around the feed to reduce unintended coupling.
  • Dirty vs clean rails: keep PA/buck “dirty” current loops compact; feed RF/XTAL through a segmented rail (bead/RC/LC) before sensitive blocks.
  • Return-path clarity: never force ESD/surge current to flow under the RF front-end; ensure the clamp return is a short, low-Z path.
  • Connector first: TVS/ESD/CMC always before traces enter the “logic area”.
  • Evidence hooks: reserve test pads for VBAT, VDD_RF, RESET, and a “TX current sense” point (even if only for lab bring-up).

The deeper catalog of TVS/CMC/isolator strategies can be linked from: EMC / Surge for IoT.

Figure F6 — Threat map: where robustness is won or lost (node-side)
Robustness Map (Sub-GHz / LoRa Node) Threats → Countermeasures Node Core RF Front-End + Transceiver MCU + RTC Sensors / IO Power Path (VBAT → Rails) eFuse / Ideal diode / Supervisor / Filters Antenna ESD Sensor EFT IO ESD Brownout Hot-plug DC-DC Noise Protection RF ESD / TVS CMC / Beads Entry-point placement Power Integrity eFuse / Ideal diode Supervisor / BOR RF rail filtering Key idea: protect at entry points, keep return paths short, and separate noisy power from RF/clock domains.

Request a Quote

Accepted Formats

pdf, csv, xls, xlsx, zip

Attachment

Drag & drop files here or use the button below.

H2-12. FAQs (Node-side)

Each answer follows a repeatable pattern: symptom → top evidence → first action, and maps back to the relevant sections of this page.

FAQ index
Q1 Why does range drop sharply after adding an enclosure or mounting near a wall? H2-7H2-6
Symptom: great lab sensitivity, but real installation shows sudden range loss.
Check first: (1) OTA PER/SNR change with enclosure/wall, (2) S11 shift in the installed state, (3) RX noise floor change when DC-DC/digital activity is on.
First action: repeat the matching workflow with the enclosure and mounting geometry, then re-verify blocking/desense with power modes enabled.
Q2 PER worsens at high temperature—check clock drift first or matching first? H2-8H2-7
Rule: let evidence decide the priority.
Check first: (1) frequency offset vs temperature (does offset track PER?), (2) RSSI/SNR trend vs temperature, (3) OTA result vs temperature in the installed state.
First action: if offset moves with temperature, tighten clock strategy (TCXO/cal/AFC). If offset is stable but OTA collapses, focus on enclosure detuning and antenna efficiency changes.
Q3 More packet loss at low battery—PA current spikes or brownout resets? H2-9H2-10
Check first: (1) reset reason / brownout flags, (2) VBAT droop during TX bursts, (3) whether retry/downlink windows increase “radio-on” time under low VBAT.
First action: if brownouts appear, fix power path (bulk near PA, rail filtering, supervisor thresholds, eFuse/soft-start). If no resets, reduce peak current and adjust retry/ACK strategy to avoid duty-cycle and energy blowups.
Q4 Does higher LoRa SF always save energy? When can it cost more? H2-3H2-4
Key idea: SF improves link budget but often increases airtime, which can dominate energy per report.
Check first: (1) airtime growth vs SF/BW, (2) retry count change under interference, (3) time spent in RX windows for downlinks/ACKs.
First action: pick SF/BW from a measured margin target, then minimize on-air time (payload size, reporting interval, retries) to keep energy bounded.
Q5 RSSI looks fine but packets fail to decode—what “hidden loss” is most common? H2-3H2-6
Most common causes: insufficient SNR, frequency offset, blocking/intermod raising the noise floor, or power-supply noise desensitizing RX.
Check first: (1) SNR (not just RSSI), (2) frequency offset estimate or drift markers, (3) whether failures correlate with nearby strong interferers or DC-DC states.
First action: confirm the decode threshold margin and then isolate: interferer-driven (front-end/selectivity) vs supply-driven (rail filtering/layout).
Q6 S11 looks great—why can OTA still be poor? H2-7
Reality: good S11 does not guarantee high radiation efficiency or a stable pattern in the final product.
Check first: (1) S11 with enclosure + mounting + “hand effect”, (2) OTA pattern/rotation sensitivity, (3) near-field coupling to battery/ground copper/nearby traces.
First action: run the co-design flow end-to-end: tune in the final geometry, then validate OTA and harmonics/spurs as the last gate.
Q7 Under strong interference, how to tell blocking vs intermod vs power noise? H2-6H2-11
Check first:
  • Blocking: failures correlate with a nearby strong single interferer; SNR collapses while RSSI can rise.
  • Intermod: failures appear only when multiple strong signals exist; channel-to-channel behavior becomes unpredictable.
  • Power noise: failures correlate with DC-DC load states; RX noise floor changes with power modes.
First action: reproduce with controlled interferers and power states, then apply the matching countermeasure: selectivity/IIP3 upgrades vs rail filtering/layout fixes.
Q8 LDO or buck—how to balance RX performance and battery life? H2-9H2-6
Tradeoff: a buck improves efficiency but can inject switching noise; an LDO is quiet but can waste energy at higher VBAT-to-rail drops.
Check first: (1) RX noise floor / PER with buck on vs off, (2) energy-per-report across real duty cycle, (3) TX burst droop and headroom under cold/low battery.
First action: keep RF/clock rails “clean” (post-LDO or LC) while using a buck for bulk efficiency where noise is acceptable.
Q9 How long must the crystal/PLL settle before TX, and how to verify with current traces? H2-9H2-11
Check first: (1) current waveform shows a distinct “lock/ready” plateau before TX, (2) frequency offset/spur behavior stabilizes after that point, (3) worst-case at low temperature and low VBAT.
First action: measure the warm-start vs cold-start signatures, then set firmware timing to the worst stable point (not the typical point), and re-check PER under cold soak.
Q10 How to set retries/ACKs without blowing duty-cycle constraints or battery life? H2-10H2-5
Check first: (1) airtime budget per report (TX + RX windows), (2) retry distribution (bursty vs spread out), (3) whether failures are interference-driven (more retries won’t help) or margin-driven (better link helps).
First action: cap max retries, randomize backoff, and add a “fail-safe profile” (lower reporting rate / smaller payload) when repeated failures occur.
Q11 Metal or routing near the antenna—impact on harmonics/spurs and compliance risk? H2-7H2-6
Mechanism: nearby metal and traces can detune impedance, distort the radiation pattern, and shift PA loading—changing harmonic/spur behavior even if TX power “looks normal”.
Check first: (1) S11 and OTA changes in the final geometry, (2) spectrum trend before/after the mechanical change, (3) sensitivity to hand/wall proximity.
First action: re-tune matching in the final layout, then re-run OTA and spectrum verification as a single gated workflow.
Q12 What is the “minimum field log” to make remote debugging evidence-based? H2-10H2-11
Minimum log set: reset reason (brownout/watchdog), last error code, VBAT and temperature snapshot, RSSI/SNR and frequency offset estimate at last failure, retry counters, and the active power/radio profile (warm vs cold start).
First action: log only on state transitions and failures (not continuously), and protect flash writes around brownout windows to avoid corruption.