123 Main Street, New York, NY 10001

Smartwatch Hardware Design: ULP SoC, PPG/ECG, GNSS, PMIC

← Back to: Consumer Electronics

A smartwatch becomes reliable when power, analog sensing, and time alignment are engineered as one system: clean power domains and return paths, PPG/ECG front-ends kept within noise and dynamic-range limits, and timestamps that stay consistent across sensors. Most “battery drop”, “signal noise”, and “GNSS instability” issues can be solved fastest by following a strict symptom → evidence → one-toggle A/B workflow instead of tuning algorithms.

Chapter H2-1

Smartwatch Hardware Boundary & System Block Diagram (Lock the Scope)

A smartwatch packs ultra-low-power compute, noise-sensitive biosignal front-ends, motion sensors, and bursty subsystems (GNSS, display, haptics) onto shared rails and shared references. The fastest way to avoid “encyclopedia drift” is to define a single boundary map where every later section must point to a module, a power domain, or a shared resource that is testable.

Power/GND: rails, return paths, droop, leakage
Clocks: RTC/base clock, drift, sampling alignment
I²C/SPI: shared bus, stuck-bus recovery
Interrupts: wake sources, wake frequency control
Sampling: PPG/ECG windows vs switching noise

Decision

  • Define what belongs on this page: system hardware and validation evidence for ULP SoC, PPG/ECG AFEs, IMU/baro, GNSS, and PMIC/charging.
  • Force every later claim to anchor to the diagram using a label such as Domain-AON, Rail-ANA, or Node-LED.

Key Specs to Track (by resource)

  • Rails: sleep/leakage current, transient droop, noise ripple, rail gating capability.
  • Analog front-ends: input range, saturation recovery, CMRR (ECG), LED pulse current (PPG).
  • Timing: RTC drift, sensor timestamp continuity, cross-domain wake latency.
  • Bus: pull-ups/biasing, stuck-low scenarios, recovery strategy and reset boundaries.

Failure Patterns (map symptoms to domains)

  • Random reset / freeze: burst load droop on Rail-SYS or sequencing faults on power-path.
  • PPG unstable under motion: LED return path coupling into Rail-ANA or TIA saturation/recovery.
  • ECG noisy during charging: charger switching noise lifting analog reference or input bias leakage.
  • GNSS TTFF inconsistent: backup domain/RTC not preserved, or RF rail noise raising the GNSS noise floor.

Evidence & Tests (minimum anchors)

  • Current profile across µA→mA→peak, aligned with enable GPIOs and reset reason logs.
  • Rail waveforms: VBAT/SYS, analog rail ripple, droop during GNSS/display/haptics bursts.
  • AFE observables: PPG TIA saturation flags/shape, ECG lead-off state, gain step indicators (if available).
  • GNSS metrics: TTFF, fix success rate, energy per fix (mAh/fix or mWh/fix).
Mechanical acceptance rule: any later paragraph that cannot point to a diagram label (domain/rail/node) and one measurable artifact (waveform/log/metric) should be treated as out-of-scope or non-actionable.
Smartwatch Hardware Boundary Map Domains · Rails · Shared Resources (test anchors) Domain-AON always-on · retention · wake Domain-ANA PPG/ECG AFEs · noise-sensitive Domain-BURST GNSS · display · haptics ULP SoC (AON island) wake logic · retention · low-leak RTC + 32k Clock drift → timestamp errors IMU / Baro (low-rate) FIFO · interrupt wake Shared Bus (I²C/SPI) stuck-low → recovery rule PPG AFE LED driver → PD/TIA → ADC Node-LED · Node-TIA · windowed sampling ECG AFE electrodes · protection · CMRR · lead-off Node-ELEC · Node-CMR · bias leakage risk Analog Reference + Return Rail-ANA · sensitive to SW ripple Sampling & Synchronization avoid switching noise windows GNSS TTFF · duty-cycle Display peak load Haptics inrush · droop PMIC / Charger / Fuel Gauge Rail-VBAT · Rail-SYS · Rail-RET · Rail-CORE · Rail-ANA · Rail-GNSS SW ripple coupling risk burst droop / brownout retention leakage budget
Diagram anchors used throughout the page: Domain-AON, Domain-ANA, Domain-BURST, and rails Rail-VBAT/SYS/RET/CORE/ANA/GNSS. Key coupling paths are highlighted as test targets.
Chapter H2-2

Power Budget & State Machine (Energy Ledger from Always-On to GNSS)

Battery life is not a vague “optimization topic.” It is an energy ledger made of observable states, measurable current signatures, and duty cycles driven by wake sources. This chapter defines states that can be identified on a timeline and shows how to translate feature knobs (PPG rate, GNSS fixes, interaction bursts) into marginal battery cost.

Decision

  • Build a state table where each state has a measurable signature and a trigger (GPIO/log/event).
  • Compute average drain using I_avg = Σ(I_state × duty), but treat peak + decay as first-class constraints (resets, data loss, user-visible freezes).

Key Specs (what must be measured)

  • Sleep/leakage: µA-level current on Rail-RET and any “off” rails that still leak.
  • Bursts: peak current, pulse width, and return-to-baseline time for PPG LED, GNSS fix, display/haptics.
  • Droop margin: minimum SYS voltage during bursts; reset thresholds and PMIC fault flags.
  • Energy per action: mAh/fix (GNSS), mAh/min (PPG sampling), mAh per interaction burst.

Failure Patterns (battery life and stability)

  • Good average current, bad experience: short peaks cause brownout even when daily I_avg looks acceptable.
  • Unexpected drain: duty cycle grows silently (wake storms, sensor interrupts, “always-on” blocks never gating off).
  • Battery life regression after feature tweak: marginal energy cost dominated by GNSS or PPG burst recovery rather than steady rails.

Evidence & Tests (how to make the ledger real)

  • Measure I(t) with sufficient bandwidth and align with LED_EN, GNSS_EN, DISPLAY_EN, PMIC_PG, and reset-reason logs.
  • Segment the trace into states and compute duty from actual time spent, not assumptions.
  • Report both I_avg and peak + decay (time-to-baseline), since decay often dominates real energy.
Two marginal cost templates:
• GNSS: energy per fix ≈ (average fix current) × (fix duration) → compare mAh/fix across settings.
• PPG: energy per minute ≈ (LED pulse energy) + (AFE-on window energy) → recovery time can dominate.
Power State Ledger: I(t) + Duty Cycles Peak + decay matter as much as average Current Time → S1 Deep Sleep S3 PPG Burst (LED) S4 ECG Session S6 Display/Haptics S5 GNSS Fix (TTFF) I_avg = Σ ( I_state × duty ) PPG bursts: peak + decay ECG session plateau Interaction burst (SYS droop risk) GNSS fix: high cost per event
The ledger becomes actionable when the current trace is aligned with enable signals (LED_EN, GNSS_EN, DISPLAY_EN), PMIC power-good/fault flags, and reset-reason logs—then duty cycles and marginal cost can be computed from real time-in-state.
Chapter H2-3

Power Tree & PMIC: Domain Partitioning, Sequencing, Leakage, and Transients

With the same battery, smartwatch battery life and stability can differ dramatically depending on how rails are partitioned and gated. The goal is not “more rails,” but the right separation between always-on retention, noise-sensitive analog, and bursty high-load domains, with sequencing that prevents back-power paths and transient droop.

Rail-RET: retention / RTC / wake budget
Rail-CORE: SoC main domain efficiency
Rail-ANA: PPG/ECG AFE noise floor
Rail-GNSS: RF sensitivity & duty gating
Rail-DISP: peak load isolation
Rail-SYS: droop margin / brownout

Decision

  • Build a rail matrix: rail → loads → always-on vs gated → controller (PMIC enable, load switch, or both).
  • Place regulation where it matches the physics: buck for efficiency, LDO for analog noise isolation (AFE/reference).
  • Use load switches to enforce true off-state behavior: block back-power paths, isolate burst noise, and stage power-up.

Key Specs (what must be measured)

  • Leakage budget: off-state current per rail (µA class), and its temperature slope (warm soak reveals hidden paths).
  • Transient budget: droop (ΔV) and recovery time (t_recover) on Rail-SYS during LED/haptics bursts.
  • Analog integrity: ripple and burst coupling on Rail-ANA at PMIC switching frequencies and harmonics.
  • Sequencing: PG/FAULT dependencies and reset thresholds; define which rails must be stable before enabling AFEs.

Failure Patterns (symptom → rail-level cause)

  • Deep-sleep current too high: rails do not truly turn off, or back-power flows through IO/ESD paths or reverse-conduction in regulators.
  • PPG burst causes resets: LED pulse current or its return path induces SYS droop; poor recovery time triggers brownout.
  • ECG noise spikes: analog reference is polluted by buck ripple or ground bounce; AFE bias leakage shifts the operating point.
  • GNSS performance fluctuates: RF rail noise floor rises, or backup/retention conditions are not maintained across sleep cycles.

Evidence & Tests (make the diagnosis measurable)

  • Leakage isolation: disconnect rails one-by-one (or disable gating elements) and compare off currents; repeat across temperature to expose hidden leakage.
  • Transient capture: log VBAT, Rail-SYS, Rail-ANA, plus PG/FAULT while toggling LED/haptics; correlate with reset-reason logs.
  • Buck vs LDO proof: compare AFE output ripple/noise and saturation/recovery with and without analog LDO isolation.
Practical acceptance rule: for each rail, document (1) what it powers, (2) whether it is always-on or gated, (3) who controls it, and (4) one waveform/log that proves off-current and transient margin.
Power Tree & Domain Gating Map Partition rails for leakage, noise isolation, and burst transients VBAT (Li-ion) source impedance matters Rail-SYS droop / brownout margin PMIC bucks + LDOs + PG/FAULT Rail-RET AON / RTC / wake Rail-CORE SoC main domain Rail-ANA (LDO) AFE / reference Rail-GNSS RF sensitivity Rail-DISP display / haptics SW SW SW SW SW AON SoC wake logic Main SoC CPU/MCU PPG/ECG AFEs GNSS RF front-end Display + Haptics Transient Risk LED / haptics → SYS droop Leakage Risk back-power / reverse paths Sequencing PG/FAULT → enable order
Rail partitioning should be validated with two budgets: leakage (µA, vs temperature) and transient droop (ΔV, recovery time), aligned with enable signals and PMIC PG/FAULT flags.
Chapter H2-4

Battery, Charging, and Power-Path: Boundaries for Plug-In, Dock, and Wireless

Charging issues that users describe as “won’t fill,” “runs hot,” or “reboots when plugged/unplugged” almost always reduce to power-path behavior and thermal limits. This chapter maps the charging profile and power-path transitions to concrete waveforms and temperature evidence, and connects charger switching noise to analog front-end stability without drifting into app or protocol discussions.

VBUS: wired input (adapter/dock)
Wireless Rx: coil + rectifier output
Charger: precharge / CC / CV + thermal foldback
Power-Path: SYS load sharing and seamless switchover
PG/FAULT: sequencing and reset correlation
Noise: charger ripple coupling to AFEs

Decision

  • Define power-path goals: no brownout during plug-in/out, stable SYS rail, and controlled battery charging under thermal limits.
  • Separate three concerns: (1) charging profile (precharge/CC/CV), (2) SYS load sharing, (3) noise/return-path impact on AFEs.

Key Specs (what must be measured)

  • Charge profile: current vs time across precharge → CC → CV, and when thermal foldback reduces current.
  • Switchover margin: minimum Rail-SYS during plug-in/out; relationship between PG and reset thresholds.
  • Thermals: component hot spots, case temperature rise, and the foldback point that explains slow or incomplete charge.
  • Noise coupling: rail ripple and reference disturbance while charging; correlation with ECG/PPG noise symptoms.

Failure Patterns (map to root causes)

  • “Not fully charged”: thermal foldback or SYS load stealing current during CV; battery never reaches steady taper conditions.
  • “Gets hot”: poor efficiency path (especially wireless) or high system load during charge; thermal resistance to the case is limiting.
  • Reboot on plug/unplug: SYS rail switchover transient crosses brownout; PG asserts too early or load surge exceeds power-path response.
  • ECG noise during charge: charger switching ripple or ground return shifts analog reference; AFE sees periodic interference.

Evidence & Tests (waveforms + thermal proof)

  • Plug-in/out capture: measure VBAT, Rail-SYS, PG/FAULT and align with reset-reason logs during insertion/removal events.
  • Thermal evidence: thermal image + charge current trace + case temperature rise (three-way correlation).
  • Noise correlation: compare AFE noise (or output ripple) with charger switching activity; verify improvement via isolation or timing windows.
Actionable acceptance rule: a charging issue is “closed” only when (1) the plug-in/out waveform shows SYS droop stays above brownout, and (2) thermal foldback and hot spots are explained by measured current and temperature, not assumptions.
Power-Path & Charging Transition Map Plug-in/out stability + thermal foldback + noise coupling VBUS (wired) adapter / dock Wireless Rx coil + rectifier Charger precharge → CC → CV thermal foldback PG / FAULT Power-Path SYS load sharing seamless switchover Rail-SYS brownout margin Battery fuel gauge System Loads SoC · display · bursts Noise Coupling charger ripple → AFE reference timing windows / isolation Plug-In / Plug-Out Evidence (align signals) time → Plug-In Plug-Out Rail-SYS VBAT PG/FAULT
Close charging issues with evidence: capture VBAT, Rail-SYS, PG/FAULT and reset-reason logs on plug-in/out, and correlate thermal images with charge current and case temperature rise to explain foldback and hot spots.
Chapter H2-5

PPG Signal Chain: LED Driver → Photodiode → TIA → ADC Noise & Dynamic Range

PPG accuracy in real wear conditions is limited by three measurable budgets: (1) dynamic range margin in the PD/TIA/ADC chain, (2) transient integrity under LED pulse currents, and (3) sampling-window susceptibility to rail ripple and ground bounce. Motion typically amplifies optical-path variability, forcing PD current across a wider range and making saturation and recovery behavior visible.

Node-LED: pulse current + return path
Node-PD: photo current range
Node-TIA: gain, saturation, recovery
Node-ADC: window, clipping, settling
Rail-ANA: AFE reference integrity
Rail-SYS: droop during bursts

Design Decisions

  • LED pulse definition: set I_LED, pulse width, and repetition rate to satisfy both average power and peak transient constraints.
  • PD/TIA headroom: choose TIA gain (or multi-gain options) so maximum expected PD current does not force persistent output clipping.
  • Sampling windows: schedule LED-ON and LED-OFF samples (hardware timing) so “ambient-only” sampling does not coincide with switching spikes or ground recovery.

Measurable Budgets

  • Transient budget: peak LED current and return-path impedance determine Rail-SYS droop and ground bounce amplitude.
  • Dynamic range budget: PD current range × TIA gain must fit within available output swing and ADC full-scale.
  • Recovery budget: TIA saturation recovery time must be short relative to the next sampling event; long tails corrupt the following frame.
  • Noise budget: Rail-ANA ripple and switching harmonics should remain below the AFE reference sensitivity during sampling windows.

Failure Patterns (symptom → electrical proof)

  • Motion “drift”: PD current spikes push Node-TIA into clipping; ADC shows flat-topped segments or code saturation.
  • Slow settling / tails: after clipping, Node-TIA returns slowly; the next LED-ON sample is biased high/low.
  • Ambient cancellation gets worse: LED-OFF sample lands on rail ripple spikes, so subtraction injects periodic error rather than removing it.
  • Unexpected noise bursts: LED pulse return path shares impedance with AFE reference/ground; ground bounce appears as correlated noise.

Evidence & Tests (close the loop)

  • Waveform alignment: capture Node-TIA plus LED enable and ADC sampling strobe; overlay with Rail-ANA ripple.
  • Saturation proof: verify clipping at Node-TIA (flat-top or rail-hugging) and quantify recovery tail length across pulses.
  • Noise source identification: change one variable at a time—LED pulse amplitude, return routing, PMIC switching mode/frequency, or sample phase—and compare noise correlation.
Practical acceptance rule: the PPG chain is considered stable when (1) Node-TIA avoids persistent clipping under worst-case optical conditions, (2) recovery tails do not overlap the next sampling window, and (3) rail ripple/ground bounce is measurably de-correlated from the sampled waveform.
PPG Signal Chain: Dynamic Range & Noise Map LED pulse → optics → PD/TIA → ADC, with rail and ground coupling LED Driver pulse current LED + Optics skin geometry Photodiode I_PD range TIA gain / recovery ADC window / clip ULP SoC Node-LED Node-PD Node-TIA Coupling Path A LED return path → ground bounce reference shift at TIA / ADC Coupling Path B Rail-ANA ripple / harmonics sampling window sensitivity Hardware Timing LED-ON / LED-OFF samples LED-ON LED-OFF sampled waveform (concept) Saturation & Recovery Signature flat-top + long tail biases next sample Node-TIA output
A stable PPG chain maintains headroom (no persistent clipping), short recovery tails, and sampling windows that avoid rail ripple and ground bounce correlation.
Chapter H2-6

ECG AFE: Electrode Interface, Protection, CMRR, RLD/DRL, and Lead-Off Reliability

ECG “works when still” but collapses with contact changes because small electrical asymmetries convert common-mode interference into differential error. Robust ECG front-ends are built by controlling input balance, proving common-mode rejection under injection tests, and ensuring lead-off detection remains stable in edge-contact conditions without confusing electrical artifacts with physiological meaning.

Node-ELEC: contact impedance changes
Input Protection: ESD / current limit
Bias/Leakage: imbalance kills CMRR
CMRR: 50/60Hz rejection proof
RLD/DRL: common-mode control
Lead-Off: reliable state reporting

Design Decisions

  • Protection without distortion: choose ESD clamps and current-limiting elements that protect against transients while preserving micro-signal integrity.
  • Input balance: keep leakage and impedance symmetric; avoid hidden bias paths that create differential offsets during motion.
  • RLD/DRL purpose: treat the drive node as a common-mode control tool, requiring stability and saturation awareness.
  • Lead-off reliability: define thresholds and debounce windows (electrical state machine) to prevent chatter at marginal contact.

Measurable Budgets

  • Common-mode injection: apply a controlled common-mode signal and measure residual output; repeat across 50/60Hz to validate CMRR in-system.
  • Protection side effects: verify leakage vs temperature, recovery after ESD-like events, and any imbalance between electrodes.
  • RLD/DRL stability: confirm the drive loop does not saturate or oscillate under varying electrode impedance.
  • Lead-off reporting: correlate lead-off state with saturation flags or gain states (if present) to avoid false transitions.

Failure Patterns (symptom → hardware cause)

  • 50/60Hz dominates: input imbalance converts common-mode pickup into differential error; CMRR collapses under contact changes.
  • Motion friction bursts: electrode micro-motion creates large low-frequency artifacts; AFE saturates and recovers slowly.
  • Lead-off chatter: marginal contact crosses thresholds repeatedly; protection/bias networks move the effective impedance near the decision boundary.
  • Unexpected clipping: RLD/DRL drive saturates under certain impedance conditions, causing baseline shifts or apparent “noise explosions.”

Evidence & Tests (engineering acceptance)

  • CM injection test: inject a known common-mode tone, record residual at ECG output, and compare before/after input-balance adjustments.
  • 50/60Hz rejection: verify mains-frequency suppression while intentionally varying electrode impedance to expose imbalance sensitivity.
  • Motion reproducibility: reproduce friction/micro-motion artifacts with controlled mechanical stimulus and correlate with saturation flags and lead-off transitions.
  • Log alignment: align lead-off states with any AFE status flags (saturation, gain step) to separate electrical events from signal content.
Practical acceptance rule: ECG hardware is considered robust when controlled common-mode injection shows strong residual suppression at 50/60Hz, lead-off reporting remains stable under marginal contact, and motion-induced artifacts can be reproduced and traced to saturation or impedance imbalance.
ECG Front-End: Interface, CMRR, RLD, Lead-Off Balance the inputs, prove CMRR, and keep lead-off stable under contact changes Electrode + Node-ELEC+ Electrode − Node-ELEC− Protection ESD + limit Protection ESD + limit Bias / Balance impedance symmetry leakage control ECG AFE IA + ADC status flags SoC log + align RLD / DRL common-mode drive drive reference (concept) Lead-Off Detect threshold + debounce Common-Mode Pickup mains / environment coupling imbalance → CM to DM conversion CM Injection Test (Electrical) inject known CM tone → measure residual CM Source Input Pair Residual
ECG robustness comes from input symmetry and proven CMRR: use controlled common-mode injection and 50/60Hz rejection checks, then validate lead-off stability and saturation behavior under repeatable contact and motion stress.
Chapter H2-7

IMU & Barometer: ODR, Noise Density, FIFO/Interrupts, and “Low Power Without Missing Events”

Motion sensing quality in a smartwatch is not determined by a single datasheet number. It is governed by a measurable triangle: power (wake-ups and bus bursts), latency (event-to-log delay), and stability (effective RMS noise inside the enabled bandwidth). Over-aggressive output data rates often widen the bandwidth and integrate more noise, making readings appear “less accurate” even when the sensor is healthy.

ODR/BW: effective bandwidth
Noise: RMS grows with BW
FIFO: watermark controls wake-ups
IRQ: jitter and contention
Timestamp: sample vs interrupt time
Baro: drift and slow response

Design Decisions

  • Set bandwidth first: choose the smallest bandwidth that still contains the target motion spectrum, then select ODR to support that bandwidth with margin.
  • FIFO watermark tuning: use watermark + burst reads to reduce wake-ups, with a known upper bound on notification latency.
  • Interrupt policy: pick a consistent interrupt route and priority to avoid jitter from bus contention and sleep transitions.
  • Baro expectations: account for package stress and waterproof membrane airflow limits that slow step response and shift offset with temperature.

Measurable Budgets

  • Effective RMS noise: noise density integrated over enabled bandwidth sets the visible jitter floor; widening bandwidth raises RMS noise.
  • Wake-up budget: wake-ups/s × (bus burst time + CPU active time) dominates average current for “always-on” motion paths.
  • Watermark latency: FIFO watermark N yields a practical notification upper bound of approximately N / ODR.
  • Timestamp integrity: quantify jitter between sample time and interrupt arrival; inspect gaps or non-uniform sample spacing after bursts.
  • Baro drift: temperature sweep reveals offset drift and residual after local compensation (evidence-only, no cloud dependence).

Failure Patterns (symptom → electrical mechanism)

  • Higher ODR looks “worse”: bandwidth expands, RMS noise rises, and small timing jitter becomes visible as unstable readings.
  • Low power but missed events: watermark too large or burst reads delayed; short, high-acceleration events fall between notifications.
  • Timestamp discontinuity: interrupt jitter or bus stalls produce gaps in the reconstructed time axis after FIFO draining.
  • Baro feels “slow”: waterproof membrane and vent path limit airflow, stretching response time to pressure steps.

Evidence & Tests (close the loop)

  • Repeatable motion trials: walk/run/wrist-swing sequences; report event miss rate and timestamp continuity (gaps, duplicates, drift).
  • Power alignment: correlate bus bursts and CPU active windows with the FIFO watermark choice; verify average current reduction is real.
  • Jitter capture: log sample counters and interrupt arrival times; verify stable spacing after FIFO drains.
  • Temperature chamber (baro): plot drift vs temperature and residual after local compensation; compare pre/post packaging stress if available.
Practical acceptance rule: motion sensing is considered robust when (1) effective bandwidth is not wider than necessary, (2) FIFO watermark reduces wake-ups without increasing event miss rate, and (3) sample spacing remains continuous and time-stable after burst reads.
IMU / Barometer: ODR–FIFO–IRQ–Timestamp Map Low power without missing events (bandwidth, watermark, jitter, drift) IMU (Accel/Gyro) ODR + BW config noise density Barometer temp drift slow response FIFO Buffer watermark N burst read Interrupt IRQ / wake jitter sources ULP SoC Domains AON event gate timestamp Main burst read log Timestamp Integrity sample time vs IRQ arrival gaps indicate missed reads red blocks: discontinuity Engineering Triangle power ↔ latency ↔ stability (effective RMS noise) Power Latency Noise FIFO N ↑ wake-ups ↓ BW ↑ RMS noise ↑
Bandwidth choice sets the jitter floor; FIFO watermark sets wake-up rate and latency bounds; timestamp continuity validates “low power without missed events.”
Chapter H2-8

GNSS Subsystem: Duty-Cycle, TTFF, Antenna/Front-End, and System Noise Coexistence

GNSS can dominate the energy budget when used naïvely. A robust smartwatch design treats location as a measurable cost function: TTFF (time to first fix), fix success, and mAh per fix. The lowest-energy strategy depends on maintaining hardware prerequisites for hot or warm starts and preventing system noise sources from raising the GNSS noise floor during acquisition windows.

Duty-cycle: on-window control
TTFF: p50/p95 tracking
mAh/fix: current integration
Backup: RTC + backup rail
State: NVM/retention
Coexist: PMIC/display noise

Design Decisions

  • Acquisition windowing: define periodic or event-driven GNSS on-windows sized for environment difficulty and desired tracking confidence.
  • Start readiness: preserve timebase and state so hot/warm starts are possible (RTC accuracy, backup power continuity, and state storage availability).
  • Front-end cleanliness: keep LNA supply and reference stable during acquisition; avoid injecting switching ripple into the RF front-end path.
  • Coexistence control: schedule or mitigate noisy activities (PMIC mode shifts, display transients) during GNSS acquisition windows.

Measurable Budgets

  • TTFF distribution: track hot/warm/cold TTFF with p50/p95; large variance indicates start readiness or noise-floor issues.
  • Fix success rate: measure per environment class (open sky / partial遮挡 / edge indoor) using the same duty-cycle policy.
  • Energy per fix: integrate current during each acquisition window to compute mAh/fix.
  • Noise-floor impact: compare TTFF and success before/after shielding, display-off, or PMIC frequency/mode changes during the GNSS window.

Failure Patterns (symptom → hardware cause)

  • TTFF suddenly worsens: backup rail dropped or RTC/timebase invalid; hot start degrades toward cold-like behavior.
  • Fix success falls: front-end sensitivity reduced by elevated noise floor (PMIC switching harmonics, display interference, or LNA supply ripple).
  • Energy cost explodes: longer acquisition windows and repeated failures increase mAh/fix even if average current looks reasonable.

Evidence & Tests (compare and decide)

  • Per-fix logging: record TTFF, fix result, and integrated energy for each attempt; segment by start type and environment.
  • Before/after comparisons: repeat the same route with one change—shielding, display mode, PMIC switching mode/frequency, or LNA supply filtering—and compare p95 TTFF and success rate.
  • Window hygiene: verify noisy subsystems do not overlap acquisition windows when TTFF is most sensitive (first seconds).
Practical acceptance rule: GNSS is considered energy-efficient when hot/warm readiness is preserved, p95 TTFF stays bounded under normal outdoor use, and mAh/fix improves measurably after coexistence mitigation (shielding, scheduling, or switching-noise control).
GNSS: Duty-Cycle, Start Readiness, and Noise Coexistence Optimize TTFF and mAh per fix by preserving backup state and reducing noise floor Duty-Cycle Window OFF → ACQUIRE → TRACK → OFF OFF ACQUIRE (TTFF) TRACK Start Type Outcome depends on readiness HOT WARM COLD Antenna + Match sensitivity driver RF Front-End LNA supply cleanliness noise floor control GNSS Baseband acquire / track Backup RTC backup rail state/NVM Coexistence Noise Sources avoid during ACQUIRE window PMIC SW harmonics Display transients Other Bursts shared rails noise floor ↑ Measured Outputs compare before/after mitigation TTFF p50/p95 Fix Success rate mAh/fix integrated
Treat GNSS as an energy cost function: preserve RTC/backup/state to enable hot/warm readiness, protect the RF front-end from switching noise, and track TTFF, success, and mAh per fix before/after coexistence mitigation.
Chapter H2-9

Clock & Timestamp Consistency: RTC Drift, Sensor Sync, and Motion/Health Data Alignment

Many “data mismatch” complaints are caused by timestamp inconsistencies rather than sensor performance. A robust smartwatch time foundation separates three time notions: sample time (when the signal is captured), sensor stamp (hardware timestamp inside FIFO/AFE), and system log time (when the MCU reads and records data). Alignment quality is evaluated by the relative delay and jitter between sensors for the same physical event.

RTC: ppm + temp drift
Sample: true capture instant
Stamp: FIFO/AFE timestamp
Log: read/record time
Δt: relative sensor delay
Jitter: distribution spread

What Must Be Defined (time semantics)

  • Sample time: the moment the ADC or sensor front-end captures the signal.
  • Sensor stamp: a timestamp produced by the sensor/AFE (e.g., IMU FIFO stamp) that can stay stable across burst reads.
  • System log time: MCU task time, interrupt arrival time, or file/log write time (highly load-dependent).
  • Alignment target: keep cross-sensor Δt bounded and stable for the same event; avoid long-tailed jitter.

RTC Drift as a Budget (ppm → re-sync cadence)

  • ppm meaning: frequency error accumulates into time error; the allowable time error determines the re-calibration cadence.
  • Temperature drift: wrist temperature, charging heat, and ambient swings can dominate short-term drift behavior.
  • Cadence selection: choose a re-sync or calibration interval so worst-case drift stays below the alignment budget.
  • Evidence: temperature sweeps or controlled heating show drift vs temperature and the residual after local calibration.

Cross-Sensor Alignment (IMU, PPG/ECG, GNSS time base)

  • IMU: FIFO stamp preserves sample ordering; burst reads introduce readout delay but should not change sample spacing.
  • PPG/ECG: define the sampling instant (window/edge) and avoid substituting interrupt arrival or task time as “timestamp truth.”
  • GNSS time base: treat as an optional hardware reference source; keep the discussion at timebase level only.
  • Priority rule: sensor stamp or hardware edge-capture time is preferred over log-write time for alignment correctness.

Evidence & Tests (event-based alignment)

  • External trigger: apply a synchronized stimulus (mechanical tap, optical pulse, or electrical stimulus) that is observable by multiple channels.
  • Measure: report cross-sensor Δt and jitter (e.g., p95 spread), plus continuity (gaps/duplicates/out-of-order stamps).
  • Stress: repeat under CPU load, bus contention, and temperature variations to reveal long-tail timestamp jitter.
Practical acceptance rule: timestamp consistency is considered robust when (1) sample/stamp/log semantics are explicit and consistent, (2) cross-sensor Δt remains bounded for the same stimulus, and (3) jitter does not grow under typical load and temperature changes.
Timebase & Timestamp Semantics Sample vs Stamp vs Log — align sensors by event-based relative delay RTC + Crystal ppm + temp drift calibration cadence GNSS Time Base optional reference hardware only time distribution IMU Path FIFO stamp preferred PPG Path define sampling instant ECG Path avoid log-time stamps Sample Stamp Log Sample Stamp Log Sample Stamp Log External Trigger Alignment tap / light pulse / stimulus Trigger Outputs relative delay & jitter metrics Δt Jitter Continuity
Define timestamp semantics explicitly (sample vs stamp vs log), budget RTC drift, and validate cross-sensor alignment using a shared external trigger and Δt/jitter/continuity metrics.
Chapter H2-10

EMI/ESD & Coupling Paths: Why PPG Can Look Fine While ECG Explodes — and How Layout Fixes It

“Mystery noise” becomes solvable when converted into a coupling map: source → path → victim. Three paths dominate smartwatch mixed-signal failures: power ripple coupling, ground bounce coupling, and field (spatial) coupling. ECG is typically more fragile than PPG because its input amplitudes are smaller and its performance depends strongly on reference stability and symmetry.

Power ripple: SW/charger/LED
Ground bounce: return path
Field coupling: antenna/motor/display
Layout: loops & keep-outs
Near-field: scan by frequency
ESD: resets & error logs

Coupling Map (source → path → victim)

  • Sources: PMIC switching node, charger switching, LED pulse current, motor bursts, display transients, antenna near-fields.
  • Paths: supply ripple into AFE rails/reference, ground bounce via shared return, and spatial coupling into high-impedance inputs.
  • Victims: ECG inputs and reference networks (often first), then PPG analog front-end and ADC reference stability.

Layout Rules That Actually Work

  • LED high-current loop: minimize loop area; keep the LED return path local; do not let LED current share the AFE reference return.
  • AFE reference ground: keep one clean reference region; avoid routing high di/dt returns across reference stitching.
  • ECG input routing: short, symmetric, and away from switching nodes and antenna zones; treat it as a high-impedance “victim net.”
  • Antenna keep-out: preserve a quiet zone; avoid placing ECG/PPG sensitive traces under antenna elements or near feed lines.

ESD Reality (beyond pass/fail)

  • Common discharge points: touch surfaces, metal frames, electrode contacts, charging pins, and side buttons.
  • Soft failures: AFE saturation, lead-off chatter, error counters rising, timestamp discontinuity.
  • Hard failures: SoC reset, brownout, latch-up-like behavior, or persistent peripheral lock until reset.

Evidence Toolkit (frequency + event correlation)

  • Near-field scan: sweep around PMIC/LED/motor/display and record where emissions peak at key frequencies.
  • Spectra at key nodes: compare AFE reference, PPG/ECG outputs, and PMIC SW node to identify dominant coupling frequency bands.
  • ESD gun correlation: align discharge events with reset reason logs, error counts, and lead-off state jitter to isolate the weakest path.
Practical acceptance rule: mixed-signal robustness is considered improved when a dominant coupling frequency is identified, a concrete layout/return-path change is applied, and near-field + spectrum measurements show reduced coupling into ECG/AFE reference nodes with fewer ESD-induced resets or error spikes.
EMI / ESD Coupling Map (Source → Path → Victim) Power ripple, ground bounce, and field coupling explain ECG blow-ups Noise Sources PMIC SW Node Charger Switch LED Pulse Current Motor Display Coupling Paths Power Ripple Coupling Ground Bounce Coupling Field (Spatial) Coupling Victims ECG Inputs + Ref most sensitive ! PPG AFE + ADC Ref can mask issues Layout Hotspots reduce loop area, protect reference, enforce keep-outs LED Current Loop small area AFE Ref Ground clean return ECG Input Routing quiet zone Antenna Keep-Out no sensitive traces Validation Tools Near-Field Scan Node Spectra ESD Gun Correlation
Identify the dominant coupling path (power, ground, or field), enforce concrete layout rules (loop minimization, clean reference return, keep-outs), and prove improvement using near-field scans, node spectra, and ESD-correlated logs.

H2-11 · Validation & Field Debug Playbook: Shortest Path from Symptom to Evidence

The fastest debug workflow is Symptom → Evidence → One-toggle A/B → Root-cause bucket. Every step must produce hard artifacts: waveforms, spectra, timestamp continuity, and reset/fault logs.

Rule 1: Measure peaks Rule 2: Align timestamps Rule 3: One toggle at a time

1) Triage Map: Convert “Symptoms” into “Evidence Types”

Field issues become solvable only after the symptom is mapped to the minimum evidence set. Use the three lanes below; do not mix lanes until each lane produces a decisive A/B delta.

Battery / Lifetime
Evidence: current profile (µA→mA→peaks), rail droop, wake/sleep duty-cycle table, coulomb trend alignment.
Signals (PPG / ECG)
Evidence: AFE output waveform shape (clipping/tail), LED current pulse, reference/ground noise, lead-off + saturation flags.
GNSS Fix / Position
Evidence: TTFF distribution, fix success rate, energy-per-fix (mAh/fix), GNSS-rail noise, display/PMIC coexistence deltas.

Practical anchor: choose a single event (LED pulse, plug/unplug charge, forced reset, or ESD hit) as the timeline “zero”. Align waveforms and logs to that anchor to avoid false correlations.

2) Battery / Lifetime Lane: Current Profile → Duty Cycle → “Who Steals Energy”

Average current hides the real root causes. The decisive artifacts are peak amplitude and settle time, plus whether the system enters unintended wake loops.

  • Step A — Capture the full current envelope: measure µA sleep, mA active, and burst peaks. Mark peaks and their decay time.
  • Step B — Label segments into smartwatch states: ship/shelf, deep sleep, AON sensing, PPG sampling, ECG session, GNSS fix, display on, wireless activity (no protocol details).
  • Step C — Build a duty-cycle table: I_avg = Σ(I_state × duty). The table is the “energy ledger”.
  • Step D — A/B toggles (one at a time): disable GNSS fixes; reduce PPG pulse duty; disable display/brightness; disable haptics; reduce IMU ODR/FIFO wakeups.
  • Step E — Conclude with a root-cause bucket: unintended wake sources, rail leakage, power-path transitions, or burst loads (LED/haptics) causing brownout retries.

Concrete “parts to recognize” in real smartwatch designs (examples):

  • Wearable charge/power-path PMICs: TI BQ25120A, TI BQ25155, Nordic nPM1300.
  • Fuel gauges (system-side): TI BQ27441-G1, ADI/Maxim MAX17055.
  • Ultra-low leakage load switch (rail gating/leakage isolation): TI TPS22916.

These part numbers are reference building blocks—actual products vary by vendor/platform, but the debug method stays identical.

3) Signal Lane (PPG / ECG): Use Waveform “Shapes” to Decide the First Check

PPG — three decisive waveform signatures:

  • Clipping / saturation: TIA output rails or ADC full-scale → first check LED pulse amplitude/width and TIA gain range.
  • Long recovery tail: baseline returns slowly after LED off → first check TIA recovery, RC paths, and LED return-path coupling into AFE reference.
  • Motion-induced drift: shape changes correlate with bursts (haptics/display/PMIC switching) → first check coupling routes (supply ripple + ground bounce).

ECG — three decisive electrical symptoms:

  • Wideband “explosive noise”: often bias/leakage, reference instability, or ESD hits into the input network.
  • Strong 50/60 Hz pickup: CMRR is effectively broken (impedance mismatch, bias shifts, asymmetric leakage).
  • Lead-off toggling: mechanical/contact variability; verify lead-off state transitions align with saturation flags and reset/fault logs.

Concrete “parts to recognize” (examples):

  • Integrated PPG+ECG module: ADI/Maxim MAX86150 (PPG + ECG in one module).
  • Optical AFE (PPG/SpO₂ class): TI AFE4404.
  • ECG AFE (biopotential): TI ADS1292R, ADI/Maxim MAX30001.
  • Low-capacitance ESD protection (interfaces/fast lines): TI TPD4E05U06 (useful as a recognizable protection family; analog inputs often use dedicated low-leakage networks).

4) GNSS Lane: TTFF vs Noise Floor vs Power Integrity (Three-Branch Diagnosis)

“Fix failed” is not one problem. Separate it into the three measurable branches below and run an A/B toggle per branch.

  • Branch A — TTFF inflation: collect TTFF histogram + fix success rate + energy-per-fix. Check backup conditions (RTC/retention/assist data storage) without discussing algorithms.
  • Branch B — Noise-floor uplift: compare TTFF/success with display OFF vs ON, haptics OFF vs ON, and PMIC mode/frequency changes. Confirm with spectrum at sensitive nodes.
  • Branch C — Power/antenna/front-end sensitivity: verify GNSS rail ripple, LNA rail cleanliness, and “coexistence deltas” after shielding or rail filtering changes.

Concrete “parts to recognize” (examples):

  • Ultra-low-power GNSS modules: u-blox MAX-M10 series (e.g., MAX-M10S).
  • Wearable IMU options for motion triggers / FIFO wake reduction: Bosch BMI270, ST LSM6DSOX, TDK InvenSense ICM-42688-P.
  • Barometric sensor often used for altitude/pressure context: Bosch BMP390.

5) Must-Capture Checklist: Waveforms + Logs (Time-Aligned)

A complete evidence package requires both electrical captures and firmware-visible flags, aligned to the same event anchor.

Must-capture waveforms
  • VBAT, SYS, and critical rails (AON / AFE / GNSS / LED rail)
  • PMIC_PG / reset line / brownout indicator (if available)
  • LED current pulse (sense resistor or driver monitor)
  • AFE outputs / test pins: PPG TIA out, ECG out (or digitized sample proxy)
Must-capture logs / status
  • Reset reason (brownout / watchdog / PMIC fault) + timestamp
  • Rail fault flags (UV/OC/thermal if exposed by PMIC)
  • Timestamp continuity (gaps, duplicates, out-of-order) across sensors
  • Lead-off state + AFE saturation/overflow flags (if supported)
One-toggle A/B discipline
  • Change only one knob: GNSS duty, PPG pulse, IMU ODR/FIFO watermark, display/haptics, PMIC mode
  • Re-capture the same checklist and compare deltas; avoid “multi-change” experiments

A reliable conclusion requires consistency across at least two artifact types (example: spectrum change + TTFF change, or rail droop + reset-reason log).

6) Reference BOM Snippets (Quick Part-Number Index)

These part numbers are commonly encountered building blocks in smartwatch-class hardware, useful for scoping, comparison, and debug communication.

  • PPG / Optical: TI AFE4404 · ADI/Maxim MAX86150
  • ECG / Biopotential: TI ADS1292R · ADI/Maxim MAX30001
  • Charging / Power-path: TI BQ25120A · TI BQ25155 · Nordic nPM1300
  • Fuel gauge: TI BQ27441-G1 · ADI/Maxim MAX17055
  • Rail gating / leakage control: TI TPS22916
  • IMU: Bosch BMI270 · ST LSM6DSOX · TDK InvenSense ICM-42688-P
  • Baro: Bosch BMP390
  • GNSS module family: u-blox MAX-M10 (example module: MAX-M10S)
  • ESD protection family (interfaces/high-speed pins): TI TPD4E05U06

H2-11 Diagram — “Symptom → Evidence → A/B Toggle → Root Cause”

Field Debug Shortest Path Symptom → Evidence → One-toggle A/B → Root-cause bucket (time-aligned) 1) Symptom 2) Evidence 3) A/B Toggle 4) Root Cause Battery / Lifetime “Drain / short runtime” peaks + wake loops PPG / ECG Noise clipping / tail 50/60Hz / lead-off GNSS Fix Issues TTFF / success rate noise coexistence Current profile µA sleep → mA active → peaks mark peak + settle time Duty-cycle table I_avg = Σ(I_state × duty) Waveforms LED I, AFE OUT, VBAT/SYS clipping / tail / hum Spectra + logs near-field + key nodes reset reason / lead-off GNSS metrics TTFF, success, mAh/fix rail ripple + coexistence Toggle 1 disable GNSS fixes compare peaks + duty Toggle 2 reduce LED pulse duty check clipping / tail Toggle 3 display / haptics OFF observe noise deltas Toggle 4 PMIC mode / freq GNSS & AFE coexistence Power / Rails droop, leakage, power-path churn Layout / Return LED loop, AFE ref, coupling routes Timebase RTC drift, timestamp gaps Time Alignment Anchor LED pulse / plug-unplug / forced reset / ESD hit → align waveforms + logs to the same “t=0”
Diagram focus: three symptom lanes (Battery, PPG/ECG, GNSS) converge into evidence capture, then a single A/B toggle, then one of three root-cause buckets (Power, Layout/Return, Timebase). Labels are intentionally minimal for mobile readability.

Request a Quote

Accepted Formats

pdf, csv, xls, xlsx, zip

Attachment

Drag & drop files here or use the button below.

H2-12 · FAQs (Answers + Structured Data)

Each answer follows the same discipline: Symptom → first check (binary choice) → must-capture evidence → one-toggle A/B → root-cause bucket. Part numbers below are examples commonly seen in smartwatch-class designs.

1) Battery life suddenly drops by ~50%: “leaky rail” or “duty-cycle changed” first?
Start with duty-cycle if the current profile shows new wake bursts; start with leakage if baseline sleep current rises. Capture a 10–30 minute current trace and label segments into states (AON sensing, PPG, GNSS fix, display, wireless). Then isolate rails: gate one domain at a time (AFE/GNSS/sensors) and compare OFF current and temperature sensitivity. One-toggle A/B: disable GNSS fixes only, then disable PPG only; observe which segment disappears.
Typical parts involved (examples): rail gating TPS22916; charger/power-path BQ25155 / BQ25120A; fuel gauge BQ27441-G1 / MAX17055; PMIC (example) nPM1300.
2) Deep-sleep current is fine, but “raise-to-wake” causes reboot: power-path transient or PMIC sequencing?
Treat this as a transient event first. Raise-to-wake often enables display/backlight, haptics, or LED pulses, creating a SYS droop. Capture VBAT, SYS, key rails, PG/reset on the same timeline and correlate the reset reason with rail droop. One-toggle A/B: disable haptics only, then reduce display peak load (brightness), then reduce LED pulse amplitude; if droop disappears, it is a power-path/inrush issue; if PG asserts out of order without droop, it is sequencing/enable timing.
Typical parts involved (examples): charger/power-path BQ25155 / BQ25120A; load switch for staged bring-up TPS22916; PMIC (example) nPM1300.
3) PPG is stable at rest but unstable while running: LED return-path or TIA saturation/recovery first?
Check TIA/ADC saturation first if waveforms clip or show a long recovery tail; check return-path coupling first if noise aligns with haptics/display/PMIC switching. Must-capture evidence: LED current pulse, TIA output (or AFE output), and AFE reference/rail ripple. One-toggle A/B: reduce LED current (same duty) and observe whether clipping disappears; then keep LED constant and disable haptics/display to see whether motion noise collapses. If both help, split power and return paths for LED vs AFE reference.
Typical parts involved (examples): optical AFE AFE4404; integrated PPG+ECG module MAX86150; low-leakage rail gating TPS22916.
4) ECG noise spikes during charging: charger switching frequency or ground reference movement?
First determine whether the noise is narrowband at the charger/PMIC switching frequency (frequency injection) or broad/common-mode (reference movement). Must-capture evidence: ECG AFE output spectrum, SYS ripple, and charger switching node activity (proxy via rail ripple). One-toggle A/B: run ECG on battery-only (charger disabled) vs charging, then change charger mode (if available) or reduce charge current; if ECG improves with a mode/frequency shift, it is injection; if ECG improves mainly with improved return/reference routing, it is ground/common-mode.
Typical parts involved (examples): ECG AFE MAX30001 / ADS1292R; charger/power-path BQ25155; PMIC (example) nPM1300.
5) Lead-off false alarms: input-bias leakage or electrode impedance variation?
Start with impedance variation if alarms correlate with strap pressure, sweat, or motion; start with bias/leakage if alarms correlate with temperature, charging, or humidity. Must-capture evidence: lead-off state transitions time-aligned with ECG AFE saturation/overflow flags and 50/60 Hz pickup level. One-toggle A/B: replace the electrode interface with a stable dummy network and repeat; if false lead-off remains, bias/leakage or protection network is suspect; if false lead-off disappears, contact impedance variability dominates.
Typical parts involved (examples): ECG AFE MAX30001 / ADS1292R; interface ESD family example (non-analog pins) TPD4E05U06 (analog inputs often require dedicated low-leakage protection).
6) IMU ODR is high but steps/events are “missed”: FIFO/interrupt or MCU wake latency first?
Check FIFO/interrupt first if the IMU provides FIFO watermark/interrupt counters and they do not match expected sample production; check MCU wake latency first if timestamp gaps appear only when the MCU is in deep sleep. Must-capture evidence: IMU FIFO watermark rate, interrupt rate, and timestamp continuity at the host. One-toggle A/B: increase FIFO watermark (fewer wakeups) vs reduce watermark (more frequent wakeups); if missing events improve with fewer wakeups, host latency is suspect; if missing events improve with different FIFO settings, interrupt servicing and FIFO handling are suspect.
Typical parts involved (examples): IMU BMI270 / LSM6DSOX / ICM-42688-P.
7) Baro altitude slowly drifts: insufficient temperature compensation or package stress / waterproof membrane hysteresis?
Check temperature drift first if drift follows ambient temperature changes; check hysteresis/slow response first if drift persists at stable temperature or depends on enclosure sealing. Must-capture evidence: pressure output vs temperature in a controlled chamber and a step-response test (pressure/altitude change vs time). One-toggle A/B: compare readings with and without the waterproof membrane/vent path (same sensor placement); if the time constant/hysteresis changes dramatically, enclosure mechanics dominate; if slope vs temperature remains, compensation and thermal coupling dominate.
Typical parts involved (examples): barometric sensor BMP390.
8) GNSS TTFF fluctuates: backup domain/RTC or antenna/front-end supply noise first?
Start with backup/RTC if TTFF swings between “hot-like” and “cold-like” behavior across short intervals; start with noise/supply if TTFF correlates with display/haptics/charging states. Must-capture evidence: TTFF histogram, fix success rate, backup rail (VBCKP) continuity, and GNSS-rail ripple. One-toggle A/B: keep VBCKP alive (backup domain preserved) and repeat TTFF; then disable display/haptics and repeat. If TTFF stabilizes mainly with preserved backup, backup domain is the lever; if TTFF stabilizes with reduced noise sources, coexistence and rail cleanliness dominate.
Typical parts involved (examples): GNSS module family MAX-M10 (example MAX-M10S); rail gating TPS22916; PMIC (example) nPM1300.
9) GNSS fixes succeed but battery collapses: how to reduce “mAh per fix” using duty-cycle?
Treat each fix as an energy transaction. Must-capture evidence: integrate current during a fix window to compute mAh/fix, and log TTFF per attempt. One-toggle A/B: reduce fix rate first (fewer attempts), then shorten the allowed fix window, then preserve backup domain to favor faster reacquisition; compare the resulting mAh/fix and success rate. If mAh/fix is dominated by long TTFF tails, noise floor and rail cleanliness are the primary levers; if mAh/fix is dominated by frequent retries, state-machine scheduling and backup retention are the levers.
Typical parts involved (examples): GNSS module MAX-M10S; fuel gauge MAX17055 / BQ27441-G1; PMIC (example) nPM1300.
10) PPG and ECG interfere when both are enabled: isolate power rails or redesign ground return first?
Start with return-path if ECG noise is time-locked to LED pulses or haptics bursts; start with rail isolation if noise appears as switching ripple or mode-dependent spikes on shared rails. Must-capture evidence: ECG output + LED current + rail ripple on a single timeline. One-toggle A/B: power LED/PPG from a separately gated rail (or temporarily reduce LED pulse energy) while keeping ECG unchanged; then keep LED unchanged and separate AFE reference/return routing (temporary wiring/ground strap for experiment). Whichever toggle produces a clear delta indicates the primary coupling path.
Typical parts involved (examples): PPG/ECG module MAX86150; ECG AFE MAX30001; optical AFE AFE4404; load switch TPS22916.
11) Lab ESD passes, but users see occasional freeze: discharge path or “software bug” (hardware evidence only)?
Hardware evidence decides this. Must-capture evidence: reset reason flags, PMIC fault flags, brownout events, and timestamp continuity around the freeze. Run controlled ESD tests on the enclosure/contact points and correlate with (1) rail droop, (2) spurious interrupts, (3) AFE saturations, and (4) GNSS/IMU timestamp gaps. One-toggle A/B: add a temporary discharge path (strap/chassis bonding) or add/relocate ESD protection at the entry points, then repeat. If the event rate follows discharge-path changes, the root cause is discharge coupling, not application logic.
Typical parts involved (examples): ESD protection family TPD4E05U06 (interfaces); rail gating TPS22916; charger/power-path BQ25155.
12) Data “looks reasonable” but motion and heart-rate do not align: timestamp drift or sensor desynchronization?
Validate time alignment using a single external event injected into multiple channels (mechanical tap for IMU, optical pulse for PPG, electrical stimulus proxy for ECG input test mode if available). Must-capture evidence: relative delay and jitter between IMU events and PPG/ECG sample timestamps, plus RTC drift over temperature. One-toggle A/B: run a controlled sequence at constant temperature vs varying temperature; if relative delay drifts with temperature, RTC/clock ppm drift is suspect; if delay jumps in bursts, FIFO/interrupt servicing and wake latency are suspect.
Typical parts involved (examples): IMU BMI270; PPG/ECG MAX86150 / MAX30001; 32.768 kHz timebase example Epson FC-135 (crystal family).

Notes: Part numbers are examples to anchor debugging conversations and schematic review. Final selection depends on platform constraints (package, rails, sensing modality, regulatory needs).

FAQ Decision Flow (Hardware Evidence) Symptom → Binary first check → Must-capture evidence → One-toggle A/B → Root-cause bucket Lane A: Symptom Lane B: Evidence + A/B Lane C: Root Cause Battery / Reboot leakage vs duty-cycle droop vs sequencing PPG / ECG Noise return-path vs saturation charging injection vs ref shift lead-off: bias vs contact IMU / Baro / GNSS FIFO/IRQ vs wake latency temp drift vs hysteresis TTFF: backup vs noise Must-capture evidence VBAT/SYS, key rails, PG/reset LED I, AFE OUT, spectra TTFF + mAh/fix + timestamps One-toggle A/B disable GNSS / reduce LED pulse display/haptics OFF change FIFO watermark / mode Time alignment single anchor event (t=0) waveforms + logs aligned Power / Rails droop, leakage, power-path PG/reset sequencing Coupling / Return LED loop, AFE reference ESD/EMI injection paths Timebase / Sync RTC drift, timestamp gaps FIFO/IRQ vs wake latency GNSS backup retention
Minimal-text decision flow for hardware debugging. Use one anchor event (t=0) to align waveforms and logs before concluding root cause.