123 Main Street, New York, NY 10001

Fitness Band Low-Power Hardware: BLE SoC + PPG HR/SpO2

← Back to: Consumer Electronics

Scope Fitness band hardware only

A fitness band is constrained by ultra-low power, tight mechanical optics, and noisy motion environments—so accuracy and battery life are won by the hardware evidence chain (optical stack → AFE timing/dynamic range → IMU-aligned sampling → BLE sleep/wake → power-path stability), not by guesswork.

If signals drift or drop in the field, the fastest path is to separate root causes with two evidence streams (PPG waveform/flags + IMU/RF/power logs), then confirm with a minimal A/B test before changing optics, currents, timing, or power strategy.

H2-1 | What a Fitness Band Is: Practical Boundary & Typical Form

Practical boundary (what this page covers, and what it does not)

A fitness band is an ultra-compact, wrist-worn tracker optimized for very low average current and high robustness under real wear. The hardware scope here is the end-to-end chain: PPG (HR/SpO₂) + accelerometer/IMUlow-power BLE SoC (sampling schedule, epoch alignment, packetization) → power/charging/protection that prevents brownouts during burst loads.

Out of scope: smartphone app/cloud architecture, GNSS, ECG, Wi-Fi/LTE, medical compliance procedures, and BLE spec-level deep dives (ATT/GATT). Every claim should map to a hardware mechanism and measurable evidence.

PPG optics & AFE
IMU sync
BLE low power
Power-path resilience

Typical feature set (described as “function → hardware meaning”)

  • HR / SpO₂: LED pulses + photodiode + AFE (TIA / ambient cancellation / ADC) → usable raw waveform and confidence window.
  • Steps / sleep trends: IMU event-driven operation (ODR / FIFO / interrupts) → activity epochs without keeping the main core awake.
  • Sync / upload: BLE advertising/connection events create burst current → average power is controlled by duty-cycle and connection parameters.
  • Battery life & stability: low-load efficiency (µA–mA region) + burst headroom → determines brownout resets and “random dropouts”.

Hard constraints (why fitness bands “drift” more easily in the field)

Smaller battery → extremely low average current required → aggressive duty-cycling → sharper peaks, higher sensitivity to transient droop and reset margins.

Looser wear → changing optical coupling → PPG SNR swing → more frequent motion artifacts and light leakage.

Thin stack + tight BOM → harder to control optical isolation and material consistency → more ambient intrusion and batch-to-batch variance.

Evidence-first (two measurable signals that explain most “it feels wrong” complaints)

  • Current waveform evidence: baseline + bursts (BLE events and LED pulses). Explains battery life, dropouts, resets, and charging heat.
  • PPG raw waveform evidence: clipping, baseline drift, strong-light ripple, motion artifact shape. Locates the physical cause (optics/AFE/wear).
Fitness band scope: constraints, priorities, and evidence Block diagram showing constraints flowing into design priorities and measurable evidence: current waveform and PPG raw waveform. Fitness Band — Boundary & Constraints Hardware scope: PPG + IMU + BLE SoC + Power/Charging Small Battery µA avg, burst peaks Loose Wear motion + light leakage Thin & Cost-Tight optics/parts trade-offs Core Design Priorities Optics SNR leakage / ambient AFE Range timing / saturation Motion Sync aligned epochs Power brownout-proof Evidence 1: Current Waveform baseline + bursts (BLE / LED) Evidence 2: PPG Raw Waveform clip / drift / ripple / artifacts
Figure H2-1: Lock “constraints → priorities → evidence” early so later sections stay hardware-grounded and non-overlapping.

H2-2 | System Block Map: How Signal and Power Chains Connect

Organize by IC roles, not product features

A fitness band succeeds when two loops are stable: the signal loop (optics + motion → aligned samples) and the power loop (battery → rails that survive burst current). The block map below is the anchor: every later section should refer back to a block or a link.

  • What sets accuracy: optical coupling + AFE timing/range + motion-aligned epochs.
  • What sets battery life & stability: radio burst duty-cycle + low-load efficiency + brownout resilience.

Role-by-role interpretation (what each block is responsible for)

PPG module (LED/PD/AFE): converts weak reflected light into digital samples. Failure signatures: clipping, baseline drift, strong-light ripple, crosstalk artifacts.

IMU (accelerometer): provides low-power activity markers and intensity cues for motion artifacts. Failure signatures: wrong ODR/FIFO/interrupt strategy → wasted power or poor alignment.

BLE SoC: schedules sampling, aligns epochs, packetizes data, and controls sleep/wake. Failure signatures: dense burst events → droop, dropouts, and resets.

Power/charging: battery → charger/protection → regulators → rails. Failure signatures: UVLO resets, “random” reboots, SOC jumps, charging heat.

Six drivers that most field issues map to (kept intentionally hardware-level)

Accuracy drivers: optics coupling (shielding/window/wear) → AFE timing & dynamic range (ambient/clipping) → motion sync (IMU-aligned epochs).

Battery-life drivers: radio burst profile (duty-cycle) → low-load rail efficiency (µA–mA) → brownout resilience (headroom + recovery logging).

Fitness band system block map: signal chain and power chain Block diagram with PPG and IMU feeding a BLE SoC; power chain from USB and battery through charger/power-path and regulators to each load. Solid arrows show signal; thick arrows show power. System Map — Signal Chain + Power Chain Minimal scope: PPG + IMU + BLE SoC + Power/Charging PPG Module LED pulses PD photodiode AFE (TIA + ADC) ambient / range / timing IMU (Accelerometer) ODR duty-cycled FIFO/INT wake events Low-Power BLE SoC Sensor Hub schedule / gating Epoch Align PPG ↔ IMU BLE Radio burst current Power / Charging USB In charge input Charger + power-path / protect Battery VBAT Regulators buck/LDO rails I²C/SPI INT/FIFO BLE rails Signal flow Power flow Goal: accuracy + battery life + brownout resilience
Figure H2-2 (D1): A role-based map that ties accuracy to optics/AFE/motion sync and ties stability to burst current and power-path headroom.

H2-3 | PPG Fundamentals: Why Optics Sets the Ceiling Before Algorithms

Engineering takeaway (the “ceiling” argument)

A fitness band PPG signal is a small modulation riding on top of much larger DC/ambient components. Optical coupling and shielding determine whether that modulation exists with enough SNR to survive motion and sunlight. Algorithms can denoise and reject artifacts, but they cannot recover information that was never captured due to light leakage, crosstalk, or saturation.

Scope here is strictly hardware: wavelength choices, LED/PD geometry, window/adhesive stack-up, shielding walls, and the observable signatures of loose wear and leakage. No clinical accuracy claims or regulatory procedures.

Wavelength selection (green vs red/IR) as an optics + power trade

  • Green (HR): strong reflectance modulation in typical wear, but highly sensitive to pressure/coupling changes (loose strap → amplitude swing).
  • Red/IR (SpO₂): dual-wavelength ratio logic increases sensitivity to crosstalk/leakage and window material behavior; shielding and stack-up consistency become more critical.
  • Practical boundary: wavelength is not “more accurate” by itself; it is “more controllable” under a given window material, shielding budget, and LED pulse energy.

Geometry that matters most: LED/PD placement, shielding walls, and dominant stray paths

The optical system must maximize the intended path while minimizing two failure paths: crosstalk (LED light reaches PD without going through tissue) and ambient leakage (external light reaches PD through gaps or window edges).

  • Intended path: LED → tissue scattering → PD (the only path carrying physiological modulation).
  • Crosstalk path: LED → internal reflections / window edge / adhesive meniscus → PD (creates “fake signal” and destroys SpO₂ ratio stability).
  • Ambient leakage: sunlight / indoor flicker / display PWM → PD via gaps (consumes dynamic range, adds ripple, triggers saturation downstream).

Window & stack-up: small mechanical details that become electrical symptoms

  • Window material: wavelength-dependent transmission and surface reflections affect red/IR more strongly; haze/texture increases stray scattering.
  • Adhesive layer: thickness and refractive index mismatch can create internal reflection paths; edge fillets can “pipe” light into the PD area.
  • Light barrier wall: height, continuity, and fit determine whether crosstalk is blocked or merely redirected.
  • Gaps (gasket / vent / tolerance): the fastest route for ambient light leakage; often correlates with “works indoors, fails outdoors.”

Evidence checklist: what “loose wear” and “leakage” look like in raw data

  • Loose wear: large amplitude changes with strap pressure, stronger baseline wander, and more frequent motion-synchronous spikes.
  • Ambient leakage: residual ripple aligned to 50/60 Hz lighting or PWM bands, and elevated DC level even when LED drive is reduced.
  • Crosstalk: PD output remains high when tissue coupling is poor; LED current scaling looks “too linear” with reduced pulsatile content.
  • Outdoor strong light: DC climbs quickly, leaving little headroom; downstream shows clipping or recovery lag (ties directly into H2-4).
  • Batch-to-batch drift: similar electronics but shifted baseline/amplitude distributions—often points to window/adhesive/shielding consistency.
PPG optics: intended path, crosstalk, and ambient leakage with stack-up Diagram showing three optical paths (intended, crosstalk, ambient leakage) and a simplified mechanical stack-up including window, adhesive, light barrier wall, LED, photodiode, PCB, and gap. D2 — Optical Paths & Stack-Up Goal: maximize tissue path; block crosstalk and ambient leakage Optical coupling (simplified cross-section) Window Optical cavity LED PD Light wall Tissue Intended path Crosstalk Ambient leak Gap Mechanical stack-up (what controls leakage) Window Adhesive Light barrier wall PCB + LED/PD placement Control points edge leaks / reflections
Figure H2-3 (D2): Three paths define real-world limits—tissue path (wanted), LED→PD crosstalk (unwanted), and ambient leakage (unwanted).

H2-4 | HR/SpO₂ AFE Deep Dive: TIA, Ambient Cancellation, ADC, and Dynamic Range

What the AFE must guarantee (in one sentence)

The AFE must convert photodiode current into non-clipped, low-noise, time-aligned samples while ambient light and motion create large DC shifts and ripple. When optics cannot fully block stray light, the AFE is the last line of defense against saturation and residual flicker.

TIA selection: noise, bandwidth, and “real stability” with PD capacitance

  • Input-referred noise: sets the minimum visible pulsatile component after subtraction; too high → HR waveform becomes “grainy.”
  • Bandwidth / settling: must settle within the LED pulse sampling window; insufficient settling → amplitude error and phase distortion.
  • Stability with capacitance: PD capacitance + routing parasitics alter phase margin; layout and feedback compensation decide whether ringing appears.

A common field failure pattern is not “TIA spec too small,” but “effective bandwidth and stability degraded by parasitics,” especially in thin wearables.

LED pulse + sampling schedule: reclaim SNR in the time domain

  • Ambient slot (LED OFF): measure background light baseline.
  • LED ON settle: allow TIA/ADC to settle after switching LED current.
  • Sample window: capture the intended signal + remaining ambient.
  • Reset/discharge: prevent memory effects and speed recovery after near-saturation events.

Clean subtraction requires consistent timing; if sleep/wake jitter moves the sampling window, residual ambient ripple rises and shows up as periodic artifacts.

Ambient cancellation & anti-saturation: keep headroom before it is too late

  • Headroom first: reduce optical leakage (H2-3) to stop DC from consuming dynamic range.
  • Timed subtraction: remove ambient baseline using OFF/ON slots; watch for residual flicker at lighting/PWM frequencies.
  • Controlled gain: manage TIA gain and LED pulse energy so the ADC does not clip under bright conditions.
  • Fast recovery: after a clip event, design reset/bleed paths so the baseline returns quickly (avoids long “dead time”).

ADC, ENOB, and dynamic range: why “more bits” can still fail

  • ENOB vs nominal bits: quantization is rarely the limit; noise floor and headroom dominate.
  • Dynamic range consumption: ambient DC and leakage reduce effective resolution for the pulsatile component.
  • Multi-wavelength switching: channel switching and recovery time can create apparent baseline drift if settle/reset is insufficient.

Evidence signatures (what to look for in traces)

  • Saturation: flat-topped waveform (clipping), non-linear scaling vs LED current, and slow baseline recovery.
  • Ambient ripple: strong components at 50/60 Hz or PWM bands; subtraction leaves residual periodic “wobble.”
  • Thermal drift: baseline shifts with temperature even when motion is minimal; often linked to bias/reference/TIA offset behavior.
  • Timing jitter: increased residual noise correlated with sleep/wake transitions; sampling window effectively moves within the pulse.
AFE timing: ambient slot, LED pulse, sample window, and reset Timing diagram showing ambient slot (LED off), LED on settle, sample window, and reset/discharge. Includes simplified waveforms for LED drive, TIA output, and ADC sampling markers. D3 — LED Pulse Timing & Ambient Cancellation Slots define headroom, settling, and subtraction quality Timing slots Ambient (LED OFF) LED ON + Settle Sample Window Reset / Discharge Simplified waveforms time → LED drive pulse TIA out settled ADC sample OFF sample ON sample Net signal (ON sample) − (OFF sample) Anti-saturation levers LED energy / gain / timing / reset
Figure H2-4 (D3): The OFF/ON slots and the sample window define subtraction quality and headroom; reset behavior determines recovery after bright-light stress.

H2-5 | Motion Artifacts: How the Accelerometer + Sampling Policy Suppress Them

Why the accelerometer is not “optional” in a fitness band

Motion artifacts are primarily caused by optical coupling changes (micro-slips, pressure variation, light leakage shifts) that distort the raw PPG waveform. An accelerometer (IMU) is the hardware channel that makes motion observable and therefore controllable: it enables event-driven wakeups, epoch-aligned quality gating, and predictable degradation under high motion rather than unstable readings.

Scope is engineering implementation and measurable evidence: ODR/range selection, FIFO + interrupts, epoch alignment with PPG sampling, and motion-tiered confidence. No algorithm-paper deep dives.

ODR and full-scale range: selection logic that preserves correlation

  • ODR (output data rate): choose the lowest rate that still captures the dominant motion energy for the target activities; excessive ODR increases data movement and wake costs.
  • Range (full-scale): ensure headroom for worst-case peaks (running / hand shaking). If the IMU clips, RMS no longer tracks artifact intensity, breaking correlation-based gating.
  • Practical target: stable, repeatable correlation between accel RMS and PPG residual distortion is the pass/fail signal for this tuning.

FIFO + interrupt wake: turning “continuous motion” into “batch evidence”

  • FIFO watermark: accumulate samples in the IMU with minimal MCU activity.
  • Interrupt wake: wake the SoC only when enough motion evidence exists to classify the epoch.
  • Burst read: read a block of IMU data once per epoch instead of frequent short transactions.

This approach reduces wakeups while still producing a high-quality motion descriptor for gating PPG quality.

Epoch alignment: the minimum “same-time” loop that makes gating reliable

The IMU becomes valuable when its motion evidence is aligned to the same time window as PPG sampling. Define fixed epochs (e.g., 0.5–2 s windows) using an RTC/low-power timer, then bind: PPG samples and IMU RMS (and/or peak metrics) to that same epoch.

  • Aligned evidence: one epoch produces one quality decision, avoiding “good IMU data but wrong time.”
  • Stable behavior: motion-driven confidence changes become consistent (no random oscillation of HR/SpO₂).

Motion-tiered confidence: make degradation predictable instead of noisy

  • Low motion: normal HR update; SpO₂ confidence normal.
  • Medium motion: SpO₂ confidence reduced or update rate slowed; HR updates with stricter quality gating.
  • High motion: SpO₂ update held or shown as trend-only; HR may continue but flagged low quality.

Evidence: what to measure to prove the mechanism

  • Correlation: motion artifact level vs accel RMS (correlation should strengthen once ODR/range/epoch alignment are correct).
  • Activity signatures: running tends to create more periodic distortion, cycling often shows steadier low-frequency energy, and hand shaking produces impulsive spikes that break waveform continuity.
  • Regression signal: if IMU clips or epochs drift, correlation drops and gating fails—this is a direct, testable indicator.
Motion artifact control: epoch alignment, FIFO interrupts, and confidence gating Diagram showing epochs on a timeline, IMU FIFO watermark interrupt to batch-read motion data, PPG sampling in the same epoch, and output confidence gating for HR/SpO2. D4 — IMU + PPG Epoch Loop (Motion Artifact Control) Same epoch → correlated evidence → stable quality gating Epoch timeline Epoch E1 Epoch E2 Epoch E3 Epoch E4 RTC / low-power timer defines epoch boundaries Event-driven data collection IMU (Accelerometer) FIFO INT watermark PPG Sampling Samples in same epoch Epoch Processor (SoC) RMS Quality epoch-aligned Outputs (stable degradation) HR update SpO₂ confidence Sampling policy
Figure H2-5 (D4): IMU evidence becomes actionable only when aligned to the same epoch as PPG sampling, enabling consistent confidence gating and fewer wakeups via FIFO interrupts.

H2-6 | Low-Power BLE SoC: Sleep, Wake, and the Minimum “No-Loss Data Loop”

The core model: average current = baseline + spike duty

Battery life in a fitness band is dominated by average current, which is the sum of a deep-sleep baseline and short, periodic spikes: BLE advertising/connection events, PPG LED pulses, sensor reads, and CPU wake windows. Optimizing lifetime means reducing spike count, spike width, and preventing rail droop resets during spikes.

Sleep states and domains: deep sleep, RTC domain, and retention cost

  • Deep sleep: high-frequency clocks and most peripherals off; wake sources limited and controlled.
  • RTC domain: keeps epoch timing and wake schedules alive at minimal power.
  • RAM retention: preserves critical state (sequence counters, buffers) at a leakage cost; trade retention vs wake re-initialization time.

Advertising and connection intervals: spike density control (without spec-level detail)

  • Advertising interval sets how often radio wake spikes occur when not connected.
  • Connection interval and slave latency set event frequency and allow skipping events to cut average current.
  • Sync feels “slow” when intervals are too conservative for the data volume or when batching is not used.

Sensor hub + timers: batch work to reduce wake frequency

  • Low-power timers define epochs and schedule sampling windows.
  • Batch reads from IMU FIFO and PPG buffers reduce bus transactions and CPU wake time.
  • Wake for meaning: wake on epoch completion or FIFO watermark, not on every sample.

The minimum “no-loss” loop: sequence, log, buffer, confirm

“No data loss” is achieved with a small, hardware-friendly loop: generate epoch records with a sequence number and integrity check, store locally first, then transmit; mark confirmed records after successful delivery. This prevents duplicates, gaps, and reordering after disconnects.

  • Epoch record: epoch_id + sequence + quality flags + CRC.
  • Ring buffer: retention RAM / FRAM / flash depending on budget and write endurance.
  • Resume after drop: reconnect continues from last confirmed sequence instead of restarting blindly.

Dropout evidence: separate RF issues from power droop

  • Current spikes: advertising/connection events appear as repeatable peaks; power droop failures cluster around these peaks.
  • RSSI distribution: if RSSI is stable but drops still happen at spike timing, prioritize rail headroom and recovery logging.
  • Power-driven signature: brownout reset counters, gap in sequence, and “restart at spike” patterns point to transient power integrity.
Average current model: baseline plus event spikes Concept diagram of current over time showing deep-sleep baseline with spikes labeled ADV, CONN, LED, and CPU. Includes boxes describing how to reduce spike count, width, and keep power headroom. D5 — Average Current = Baseline + Spike Duty Battery life is set by spike density, spike width, and rail resilience Conceptual current waveform time → I baseline (deep sleep) ADV LED CONN CPU wake spike duty Engineering levers Reduce spike count intervals / batching fewer wake events Reduce spike width shorter active time burst transfers Keep headroom rails / recovery no brownout resets
Figure H2-6 (D5): Average current is a baseline plus short spikes; tuning intervals and batching reduces spike duty, while power headroom prevents dropouts clustered at event peaks.

H2-7 | Power Architecture & Battery Life: A “Power Ledger” from Battery to Domains

Battery life is a ledger, not a guess

Real battery life is determined by average current, which comes from multiple domains (sensor, AFE/LED, radio, MCU) and their duty cycles, plus conversion losses and event spikes. A practical design treats lifetime as a ledger: each domain has an “active cost,” a “time share,” and a conversion efficiency penalty.

Scope: cell capacity realities, buck/LDO trade-offs under light load, domain partitioning, DVFS/gating, shipping mode, and evidence signatures of UVLO/brownout.

Cell capacity reality: nominal mAh vs usable energy

  • Nominal capacity is measured under specific conditions; usable runtime depends on temperature, load profile, and cutoff behavior.
  • Event-driven spikes (radio/LED/CPU) can pull the rails closer to UVLO even if the average current looks small.
  • Practical implication: design for rail headroom at spike peaks and log resets to separate RF issues from power integrity.

Domain partitioning: who spends the battery

A fitness band should be analyzed as four power domains with independent duty cycles:

  • Sensor: IMU and auxiliary sensors (mostly low baseline, occasional bursts).
  • AFE + LED: PPG analog chain and LED pulses (short, repeatable peaks).
  • Radio: BLE advertise/connection events (spiky, highly schedule-dependent).
  • MCU/SoC: wake windows for processing and storage (often the “hidden” cost).

Effective average is driven by “active current × duty,” not by peak current alone.

Buck vs LDO: light-load efficiency is the runtime trap

  • LDO: simple and quiet, but efficiency is limited by voltage drop; leakage and quiescent current still matter in long sleep.
  • Buck: high efficiency at moderate load, but light-load efficiency and quiescent current can dominate in wearables.
  • Key point: fitness bands spend most of their life in light-load or intermittent load. A regulator’s light-load curve can change real runtime more than its headline peak efficiency.

DVFS and gating: reduce the cost of being awake

  • DVFS: lower voltage/frequency when performance is not needed; shorten wake time with predictable bursts.
  • Clock gating: turn off clocks to idle blocks to cut dynamic power.
  • Power gating: shut down entire domains when inactive (with retention only where needed).

Battery life improves most when work is batched per epoch so domains do not repeatedly power up for tiny tasks.

Shipping mode: controlling leakage during storage and logistics

Shipping mode is a deliberate low-leakage state that disables most domains and leaves only a minimal wake path. It prevents unpredictable drain during storage and makes “out-of-box” battery life consistent.

Evidence: UVLO/brownout signatures and “weird” step/log behavior

  • Brownout clustering: resets occur near event peaks (radio events, LED pulses, flash writes), not uniformly in time.
  • Data anomalies: step counts and epoch logs show discontinuities, sequence jumps, or sudden gaps after a droop event.
  • Debug priority: check rail headroom and recovery before blaming RF instability.
Power tree and power ledger: battery to domains and average current budgeting Block diagram showing battery through protection and PMIC to four domains (sensor, AFE+LED, radio, MCU). Includes a conceptual budgeting table for average current per domain. D6 — Power Tree + “Power Ledger” (Concept) Average current is the sum of domain costs × duty × conversion loss Power tree Battery Li-ion Protection UVLO / FET PMIC / Regulators Buck / LDO Domains Sensor AFE + LED Radio MCU / SoC I D η Σ Power ledger (conceptual) Domain Active I Duty Loss Avg Sensor 1/η AFE + LED 1/η Radio 1/η Result I_avg = Σ(domain)
Figure H2-7 (D6): Treat lifetime as a ledger—partition domains, track duty cycles, and account for conversion losses, especially under light load.

H2-8 | Charging, Protection & Fuel Gauge: “Charges In” Does Not Mean “Runs Stable”

The system goal: stable power-path + safe thermal window + trustworthy SOC

A fitness band charging design must do more than accept charge: it must keep the system rail stable under load, control heat in a tiny enclosure, and produce a state-of-charge (SOC) reading that does not jump. This requires a closed loop across charger topology, power-path, temperature control, fuel gauge, and protection.

Scope is on-device charging and power-path. High-power USB-C PD/QC/PPS behavior is excluded (charger/adapter pages).

Linear vs switching charging: heat is the first constraint in wearables

  • Linear charging: simple, but heat rises with (charge current × voltage drop). Small enclosures hit thermal limits quickly.
  • Switching charging: higher efficiency and less heat at comparable power, but requires tighter layout discipline and careful system integration.
  • Engineering outcome: charge current and taper behavior must be set by thermal headroom, not only by “fastest possible.”

Power-path (charge-while-use): why instability happens and what “stable” means

  • Two consumers: the system load and the battery. Without proper power-path control, load steps can steal current and destabilize charging.
  • Stable definition: VSYS does not brown out during load peaks; charge current does not oscillate; SOC does not jump due to path switching.
  • Peak events: radio events, LED pulses, and writes can cause VSYS droop if headroom and regulation are insufficient.

NTC thermal control and simplified JEITA behavior (engineering view)

  • Temperature windows: cold / normal / hot bands define charging limits.
  • Actions: current limit, voltage limit, or suspend charge depending on band.
  • Logging: record thermal-limit events to explain “slow charge” and avoid false “battery defect” conclusions.

Fuel gauge: coulomb counting vs OCV (and why SOC jumps)

  • Coulomb counter: smooth short-term tracking, but needs calibration to prevent drift.
  • OCV-based estimation: requires rest and is sensitive to load and temperature; can mislead during dynamic use.
  • SOC jumps often come from voltage sag under peaks, temperature transitions, and model corrections during path switching.

Protection chain: stability depends on OVP/OCP/short and battery FET behavior

  • OVP/OCP/short protection prevents damage but can present as sudden shutdowns or charge interruptions.
  • Battery protection FET actions can look like “random power loss” if not correlated with logs and rail measurements.
  • Debug focus: correlate protection flags and rail droop timing with load peaks and charging state.

Evidence triad: SOC vs VBAT/VSYS vs temperature

  • SOC: fuel gauge output and sequence/log continuity.
  • VBAT/VSYS: sag under peaks, path switching transitions, and UVLO thresholds.
  • Temp: NTC band crossings that explain charge current reduction and apparent “stall.”
Power-path charging: USB input, charger, system rail, battery path, fuel gauge and NTC Block diagram showing USB input through OVP to charger and power-path, splitting to VSYS and battery with protection FETs. Includes fuel gauge and NTC sensing, plus a small evidence box (SOC, VBAT/VSYS, Temp). D7 — Power-Path Charging (Charge-While-Use) Split power to VSYS and Battery while controlling heat and SOC stability Power-path blocks USB 5V input OVP input protect Charger Linear / Switching Power-Path system + battery VSYS system rail Battery pack Protection FET OV / OC / short Fuel Gauge SOC NTC thermal sense Load peak radio / LED Evidence triad SOC VBAT / VSYS Temp
Figure H2-8 (D7): Power-path stability, thermal control, and SOC credibility must close the loop; “charging works” is not the same as “system runs stable.”

H2-9 | Layout & Mechanics: Optical Window, Ground Return, Antenna Keepout, ESD & Sweat Ingress

Why “same BOM, different enclosure” creates big field variance

In a fitness band, measurement stability is dominated by coupling paths: optical leakage in the PPG window, analog ground return contamination, LED pulse ground bounce, antenna coupling to metal parts and the battery, ESD return routing, and sweat-driven leakage on high-impedance nodes. These paths can change dramatically across mechanical revisions even when the PCB schematic stays the same.

Scope is engineering evidence and physical implementation: shielding, return paths, keepout, ESD current routing, and moisture leakage mechanisms. No app/cloud discussion and no BLE spec-level deep dive.

Optical window & shielding: stop leakage before “fixing” algorithms

  • Window material: scattering and reflections can raise the noise floor under ambient light.
  • Shield wall & gasket: prevents LED-to-PD direct leakage and reduces sensitivity to strap tightness.
  • Stack-up discipline: lens/window, adhesive, shield, PD/LED spacing should produce repeatable coupling across production.

Typical leakage signature: baseline drifting with fit changes and an abnormally large “ambient slot” reading that tracks room light.

Analog ground return: protect the AFE reference from “dirty” currents

  • Analog ground island: keep TIA/ADC reference return short and predictable.
  • Single-point tie: define where analog return meets system ground to avoid random current paths.
  • High-impedance nodes: PD/TIA input vicinity should avoid contamination from digital or pulse returns.

LED pulse ground bounce: the hidden cause of “waveform tearing”

  • Large di/dt pulses create ground bounce and rail ripple that can couple into the TIA input and ADC reference.
  • Return loop control: LED pulse current must close on a high-current loop that does not pass through the AFE reference region.
  • Decoupling placement: local energy must be placed close to the pulse path to reduce loop inductance.

Typical bounce signature: spikes aligned to LED pulses, slow recovery after each pulse, and elevated noise floor under high drive.

Antenna keepout & coupling: RF instability feeds back into power and analog quality

  • Keepout matters: metal parts and the battery can detune the antenna and reduce efficiency.
  • Field symptom: more retries and longer on-air time increase average current and shrink rail headroom.
  • System impact: reduced headroom makes LED/radio peaks more likely to trigger droops that degrade analog performance.

ESD return path: “passes ESD” can still mean “measurement degraded”

  • Goal: route ESD current to chassis/system reference without forcing it through AFE input vicinity.
  • Common field case: functionality remains (connects, steps), but PPG quality drops—noise floor rises and baseline drift accelerates.
  • Debug approach: compare pre/post ESD waveform metrics, quality flags, and baseline drift under the same light and fit conditions.

Sweat / moisture ingress: leakage and drift on high-impedance nodes

  • Ion-rich moisture forms resistive bridges that bias high-impedance nodes (PD/TIA/reference networks).
  • Typical symptom: drift correlates with humidity/sweat; improvement after cleaning/drying; long-term can cause calibration instability.
  • Mitigation direction: sealing strategy, controlled venting/drain, and surface protection near sensitive nodes.
Correct vs wrong layout and mechanics for fitness band PPG, grounding, antenna, ESD and moisture Side-by-side simplified block diagrams comparing correct and incorrect implementations: optical shielding, analog ground return, LED pulse loop, antenna keepout from metal/battery, ESD return routing, and sweat leakage paths. D8 — Layout/Mechanics: Correct vs Wrong (Simplified) Field variance is usually coupling paths: light, ground, RF, ESD, moisture Correct Wrong Optical Window Shield LED PD Ground & Pulse Loop AGND island LED pulse loop single-point tie Antenna Keepout ANT Battery / Metal kept away ESD & Moisture ESD return → chassis Seal / coating Optical Window No shield LED PD leak / cross-talk Ground & Pulse Loop AGND crossed Pulse through AFE ground bounce Antenna Coupling ANT Battery / Metal too close ESD & Moisture ESD through AFE Sweat bridge leakage → drift
Figure H2-9 (D8): Correct implementations control leakage, return paths, antenna keepout, and ESD/moisture routing; wrong implementations create repeatable noise, drift, retries, and post-ESD measurement degradation.

H2-10 | Reference Design Decision Tree: From Requirements to a Reasonable IC Role Set

The purpose of a decision tree: convert goals into hardware roles

A practical reference design does not start with part numbers. It starts with constraints—battery life, motion ratio, UX priorities, enclosure/thermal limits, and yield consistency—then maps each constraint to IC roles and integration choices. Each branch should include the field symptom of a wrong choice, so validation is measurable.

Scope: selection logic by IC roles only. No brand/model recommendations and no charger-adapter protocol discussion.

Step 1 — Requirements gate: five questions that define the branches

  • Battery life target: days vs weeks (sets how aggressive sleep/intervals must be).
  • Motion ratio: mostly static vs high-motion dominant (sets IMU needs and PPG gating aggressiveness).
  • UX priority: HR responsiveness vs SpO₂ trend stability (sets update policy and confidence gating).
  • Size/thermal headroom: what heat can be tolerated during charging and peaks.
  • Yield consistency: how sensitive the design can be to mechanical variance and calibration.

Step 2 — PPG branch: integrated module vs discrete AFE + LED driver

  • Integrated module: faster integration and better production repeatability; less mechanical sensitivity if the window stack is standardized.
  • Discrete AFE + LED driver: higher tuning freedom for dynamic range, timing, and optical constraints; higher responsibility for layout and mechanics.

Wrong-choice symptom examples: using an over-simplified solution leads to motion instability and saturation recovery issues; over-customizing increases yield variance and mechanical sensitivity.

Step 3 — IMU branch: ultra-low-power wake type vs higher-performance type

  • Wake-centric IMU: best for long static periods—minimizes wakeups via FIFO/interrupt and keeps average current low.
  • Higher-performance IMU: best for high-motion activity—preserves correlation and epoch alignment under strong dynamics.

Wrong-choice symptom: clipping or insufficient ODR breaks RMS-to-artifact correlation and makes quality gating unreliable; over-spec IMU increases baseline drain.

Step 4 — BLE SoC branch: memory and low-power behavior for “no-loss data loop”

  • Memory (RAM/Flash): enough to buffer epochs, attach sequence numbers, and resume after disconnect without duplication or reordering.
  • Sleep/wake cost: low RTC-domain overhead and predictable wake windows for batching work.
  • Peripherals: sufficient I²C/SPI and timers to align PPG + IMU epochs without frequent CPU wake.

Wrong-choice symptom: data gaps/duplicates after dropouts, slow sync, and night-time disconnects that correlate with peak events.

Step 5 — Power branch: regulator + charging + gauge/protection as a stability system

  • Regulators: prioritize light-load efficiency and clean domain partitioning (sensor/AFE/radio/MCU).
  • Charging: decide whether power-path is required; enforce thermal windows via NTC logic.
  • Gauge/protection: SOC credibility and protection behavior must match the expected load peaks and environmental conditions.

Wrong-choice symptom: unexpectedly short runtime, charge-while-use brownouts, SOC jumps, and “random” shutdown events that cluster at peaks.

Reference profiles (role sets): output templates without part numbers

  • Yield-first profile: integrated PPG module + wake-centric IMU + SoC with strong retention/buffering + light-load-optimized rails + stable power-path.
  • High-motion stability profile: discrete AFE + strong LED timing control + higher-performance IMU + tighter grounding/mechanics discipline + conservative rail headroom.
  • Ultra-long runtime profile: aggressive batching, strict sleep domains, minimal wake sources, and regulators optimized for microamp-level idle behavior.
Decision tree for fitness band reference design: requirements to IC role set profiles Flow diagram with requirements on the left, four branches (PPG, IMU, SoC, Power) in the middle, and three output profiles on the right. Each branch includes a small symptom tag for wrong choices. D9 — Reference Design Decision Tree (Roles Only) Requirements → branches → architecture profiles (with wrong-choice symptoms) Requirements Battery life Motion ratio UX priority Size / thermal Yield consistency Branches PPG Integrated Discrete symptom IMU Wake type Performance symptom BLE SoC Buffering Sleep cost symptom Power Light-load Power-path symptom Profiles Yield-first repeatability stable path High-motion robust gating headroom Ultra-long aggressive sleep batching
Figure H2-10 (D9): Start from requirements, branch by IC roles, and output architecture profiles. Each branch should map to measurable field symptoms when chosen incorrectly.

H2-11 — Validation & Production Test Plan: Reproducible Evidence

The goal is to turn “accuracy, stability, battery life, and connectivity” into measurable metrics with pass/fail rules, then freeze them into a test matrix and a factory-friendly screening flow.

Condition × Metric × Tooling Log / waveform evidence Pass/Fail boundaries Traceability (FW + HW + mech rev)

A) Validation targets (what must be measurable)

A fitness band fails in the field mostly as “not dead, but degraded”: noisier PPG, drifting baseline, sporadic dropouts, battery gauge jumps, or unstable charge/thermal behavior. Each symptom must map to a metric and a loggable evidence stream.

  • PPG quality noise floor, baseline drift, saturation & recovery, ambient leakage signature.
  • Motion consistency accel RMS vs waveform residual correlation; epoch alignment error.
  • Power average current + peak-density; UVLO/brownout counters; VSYS/VBAT droop around peak events.
  • RF stability RSSI distribution, drop rate, reconnect latency, energy-per-hour in radio events.
  • Mass production fast proxies that screen optical/mechanical variance and power path integrity.
Engineering boundary: protocol/spec deep dives and medical compliance procedures are out of scope; only device-level evidence, measurements, and reproducible setups are covered.

B) Reference BOM examples (concrete part numbers by IC role)

These example part numbers make the validation plan concrete (fixtures, EVMs, and “known-good” reference builds). Equivalent substitutes are acceptable as long as the same evidence hooks exist (quality flags, epoch timestamps, droop counters).

  • PPG / SpO₂ AFE (integrated module): MAX30102; MAX86141
  • PPG / SpO₂ AFE (discrete AFE + LED driver inside): AFE4404
  • Accelerometer (ultra-low-power / wake-up / FIFO): Bosch BMA400; ST LIS2DW12; ADXL362
  • BLE SoC (low-power BLE): Nordic nRF52832; TI CC2642R; Renesas DA14531
  • Wearable charge management / power-path: TI BQ25120A
  • Fuel gauge: MAX17048; TI BQ27441-G1
  • Ultra-low-IQ buck (sensor/MCU domains): TPS62743; TPS62840
  • ESD protection (signal lines): TI TPD1E10B06; Nexperia PESD5V0S1UL
Tip for procurement robustness: keep at least two qualified alternates per role (PPG AFE, accelerometer, BLE SoC, charger, fuel gauge) and validate equivalence by matching evidence hooks (logs + droop counters + quality flags), not by matching brand.

C) Test matrix (Condition × Metric × Tooling × Evidence × Pass/Fail)

The matrix is organized by four domains: PPG optics/AFE, motion consistency, power/charging, and RF stability. Each row must output a reproducible log artifact (waveform, stats, current trace, or event counters).

Domain / Condition Metric Tooling / Fixture Log / Evidence to capture Pass / Fail rule
PPG Dark vs Ambient light Noise floor, ambient leakage, saturation recovery Dark box + controllable lamp; reference build using AFE4404 / MAX30102 / MAX86141 Raw PPG + ambient slot (if available), baseline drift, saturation flags No persistent clipping; recovery within defined window; leakage signature stays bounded
PPG Strap tight/loose + position shift Waveform quality / residual energy Strap force jig; repeated placements Quality flag or residual proxy (noise + drift + clipping), placement label Quality stays above threshold across allowed placement tolerance
Motion Step-frequency sweep Accel RMS ↔ PPG residual correlation Shaker / motion jig; BMA400 / LIS2DW12 / ADXL362 reference builds Accel RMS per epoch, PPG residual per epoch, epoch timestamp offset Correlation trend holds; epoch offset remains within bound (no drift)
Motion “Run / cycle / random shake” patterns Gating effectiveness / confidence drop behavior Scripted motion patterns + repeated trials Confidence/quality vs accel banding; event markers Confidence degrades predictably (no false-high during high motion)
Power 24–72h usage profile Average current + peak density Battery emulator or shunt + scope; BQ25120A power-path reference Current waveform (radio/LED peaks), per-hour event counts Average + peak density match budget; no runaway peak clustering
Power UVLO / droop around peaks VSYS/VBAT droop, reset counters, log continuity Scope on VSYS/VBAT; controlled peak trigger (LED pulse + RF) Droop depth/duration, reset counters, sequence IDs No resets in normal corner; sequence IDs remain monotonic (no duplication)
Charge Warm/cold + SOC corners Thermal rise, charge throttling, stability while system active BQ25120A-based build; thermal probe Battery temp, charge current, system load current, throttling events Temp rise within envelope; no oscillation; stable power-path handoff
Gauge SOC jump / drift check SOC vs VBAT vs Temp consistency MAX17048 or BQ27441-G1 reference SOC, voltage, temp, discharge rate label No sudden SOC discontinuities beyond bound; drift matches expected curve
RF Orientation & body detuning RSSI distribution, drop rate nRF52832 / CC2642R / DA14531 reference builds; fixed-distance chamber/space RSSI histogram, drop count, reconnect time Drop rate stays below threshold; reconnect time bounded across orientations
ESD “Not dead but degraded” check PPG noise & drift before/after; RF stability before/after ESD protection on key lines (TPD1E10B06 / PESD5V0S1UL) Pre/post A/B logs: noise floor, drift, RSSI/drop stats No meaningful regression in quality metrics; failures are detectable and triageable
Factory implementation uses a reduced matrix: fast optical proxy (dark/ambient), IMU self-test + ODR sanity, short power-path stability run, and RF quick binning. Full matrix stays in EVT/DVT/PVT validation.

D) Test setup diagram (D10): where evidence is captured

The diagram below shows the minimum measurement chain to reproduce the most common field failures: optical leakage & saturation, motion misalignment, power droop/UVLO resets, and RF drop statistics.

Fitness Band Validation Setup (PPG + Motion + Power + RF) Block diagram of DUT, optical environment box, motion jig, power measurement points, RF link and logging PC. DUT: Fitness Band PPG Module LED / PD / AFE Accelerometer FIFO / Wake / ODR BLE SoC + Power Sleep / Epoch / Logs Charger / Gauge / Buck Optical Environment Dark Box Leakage / Saturation Ambient Lamp Flicker / Ripple Motion Jig Step-frequency sweep Run / cycle / shake Power Probe Shunt + scope VSYS / VBAT droop Logging & RF Statistics Logger PC Waveforms / Counters RF Peer RSSI / Drops / Retry PPG evidence Epoch sync Current peaks Logs BLE link
D10 focuses on evidence capture points: (1) optical leakage/saturation signatures, (2) motion-to-PPG epoch alignment, (3) current-peak density and VSYS/VBAT droop, and (4) RF drop statistics correlated with power events.

E) Factory screening (fast proxies + traceability)

Full validation belongs to EVT/DVT/PVT. Factory screening should be short, deterministic, and focused on the biggest real-world variance drivers: optical stack variance, IMU wake/ODR sanity, power-path stability, and RF quick binning.

  • Optical proxy: dark/ambient quick run → verify no persistent clipping and bounded baseline drift. Example AFEs AFE4404 / MAX30102 / MAX86141
  • IMU proxy: self-test + ODR sanity + wake interrupt path → confirm FIFO/interrupt works without frequent MCU wakeups. Example IMUs BMA400 / LIS2DW12 / ADXL362
  • Power-path proxy: scripted peak sequence (LED pulse + RF bursts) → VSYS droop and reset counter must remain clean. Example charger/power-path BQ25120A
  • Gauge sanity: short controlled discharge segment → SOC must be monotonic and consistent with VBAT & temperature trend. Example gauges MAX17048 / BQ27441-G1
  • RF binning: fixed distance + orientation set → collect RSSI histogram + drop/reconnect count. Example BLE SoCs nRF52832 / CC2642R / DA14531
Traceability minimum: unit SN + firmware hash + PCB revision + optical window/strap revision + battery lot. This enables “degraded-not-dead” investigations using pre/post evidence comparisons (noise floor, drift, RSSI/drop stats).

Request a Quote

Accepted Formats

pdf, csv, xls, xlsx, zip

Attachment

Drag & drop files here or use the button below.

H2-12 — FAQs (Hardware Evidence First)

Each answer stays inside the fitness band hardware chain: PPG optics/AFE, accelerometer-assisted sampling, BLE SoC low-power behavior, power/charging/fuel-gauge logs, layout/ESD return paths, and factory screening evidence.

Symptom → suspect A vs B 2 evidence streams first Minimal A/B experiment Fix direction by logs
Fitness Band FAQ Triage Flow Simple block diagram showing how to diagnose issues with evidence-first steps and minimal A/B tests. Symptom Run HR drift Outdoor SpO₂ drop Evidence PPG waveform / flags IMU RMS / droop logs Minimal A/B Lock optics → vary motion Lock RF → vary power headroom Fix direction (by where the evidence points) Optics / Leakage AFE / Timing Power / RF / ESD 3:2 SVG • fewer words • readable on mobile
Triage pattern: decide A vs B by two evidence streams first, then run a minimal A/B to confirm before changing hardware knobs.

FAQs ×12 (answers + evidence + minimal A/B)

Example material numbers are included to make the troubleshooting hooks concrete (PPG AFE, IMU, BLE SoC, charger/power-path, fuel gauge, ESD protectors). Equivalent parts are acceptable if the same evidence hooks exist (flags, counters, droop logging, timestamp alignment).

1

Heart rate drifts badly during running: optical leakage or motion artifact first?

Maps H2-3 Optics • H2-5 Motion Artifact

Start with evidence separation. Optical leakage typically shows a large DC shift and waveform “flattening” that changes strongly with strap tightness or sensor placement, even at similar motion intensity. Motion artifact typically shows strong correlation between acceleration energy (RMS or band-limited energy) and PPG residual/quality drop within the same epoch.

Check evidence first (2 streams)
  • PPG shape: DC baseline lift, clipping/recovery, sudden amplitude collapse when loosened.
  • IMU correlation: accel RMS vs PPG residual/quality flag rises together during stride peaks.
Minimal A/B validation
  • A: lock motion pattern, sweep strap tightness/placement → leakage dominates if it moves the baseline/shape.
  • B: lock optics (tight strap, fixed placement), sweep motion intensity → motion dominates if correlation persists.
Concrete hooks: an integrated PPG AFE/module like MAX30102 or MAX86141, or a discrete AFE such as AFE4404, often exposes saturation/quality indicators that accelerate triage.
2

SpO₂ works indoors but collapses under strong sunlight: ambient cancellation or window transmittance?

Maps H2-4 AFE Depth • H2-3 Optics

Under high ambient light, the limiting factor is usually dynamic range: the photodiode current from ambient can consume ADC headroom, and any insufficient ambient-cancellation timing leaves ripple that appears as structured noise. A bad window material (high scattering/haze, poor spectral transmittance) reduces useful signal and can increase internal reflections/stray light paths.

Check evidence first (2 streams)
  • AFE headroom: clipping, long recovery, or ripple aligned with ambient flicker; ambient-slot readings (if available) explode.
  • Material sensitivity: swapping window samples changes DC level + noise floor even in controlled geometry.
Minimal A/B validation
  • A: same window, adjust ambient-cancel timing/slots → improves if cancellation is the bottleneck.
  • B: same AFE timing, swap window material/finish → improves if transmittance/scatter is the bottleneck.
Concrete hook: AFE timing/slots are the “knobs” on devices like AFE4404; integrated modules such as MAX30102 also show saturation behavior clearly.
3

Same hardware varies widely by wrist: mechanical tightness or LED current strategy?

Maps H2-3 Optics • H2-9 Layout/Mechanics

Mechanical fit primarily changes optical coupling and stray-light leakage; LED drive strategy changes SNR and saturation margin. If strap/placement drives large baseline shifts and waveform deformation, optics dominate. If waveform improves smoothly with LED current without triggering clipping or added noise, the LED strategy was under-driving; if higher current increases noise/clipping, the system is headroom-limited or ground-bounce-limited.

Check evidence first (2 streams)
  • Fit sensitivity: baseline/shape changes with tightness and position (leakage signature).
  • Drive sensitivity: SNR vs LED current/width; watch for clipping and recovery time.
Minimal A/B validation
  • A: lock strap force using a simple jig → sweep LED current/width to find the knee point.
  • B: lock LED settings → sweep strap tightness/position to quantify tolerance window.
4

Raising accelerometer ODR hurts battery life: FIFO/interrupt misuse or SoC not entering deep sleep?

Maps H2-5 Motion • H2-6 BLE SoC

ODR alone should not destroy battery life if the IMU is used as a sensor hub: FIFO buffers data and interrupts wake the SoC in batches. Battery collapses when the system turns into frequent tiny wakeups: interrupt storms, polling, or missed deep-sleep entry. The proof is in the current waveform: many small wake spikes versus fewer batched events.

Check evidence first (2 streams)
  • Wake density: current trace shows many small spikes per second after ODR increase.
  • Sleep residency: SoC logs show low deep-sleep residency or frequent timer wakeups.
Minimal A/B validation
  • A: FIFO + batch read + interrupt → compare wake count/hour against polling mode.
  • B: lock IMU settings, then force/verify deep sleep entry on the BLE SoC.
Concrete hooks: IMUs such as BMA400, LIS2DW12, ADXL362 support low-power wake + FIFO; BLE SoCs such as nRF52832 / CC2642R expose sleep states and event counters.
5

It disconnects at night even when still: bad RSSI or power droop/brownout logs?

Maps H2-6 BLE SoC • H2-7 Power

Separate link quality from device stability. RSSI-driven disconnects usually show a low or drifting RSSI distribution before drops and longer reconnect times; power-driven drops often align with droop events (VBAT/VSYS dips), reset/UVLO counters, and sequence gaps in stored logs. “Still at night” can still be a power event if periodic radio events cluster and the rail headroom is poor.

Check evidence first (2 streams)
  • RF stats: RSSI histogram, drop count, reconnect latency per hour.
  • Power stats: VSYS/VBAT droop markers, reset/UVLO counters, monotonic sequence IDs.
Minimal A/B validation
  • A: lock RF conditions (fixed distance/orientation) → if drops persist, suspect power.
  • B: increase power headroom (battery emulator / fresh cell / higher margin) → if drops vanish, confirm power droop.
6

The body gets hot while charging: linear drop loss or “charge-and-use” load stacking?

Maps H2-8 Charging/Protection

Heat is power dissipation. Linear charging heats by (VBUS − VBAT) × ICHG; “charge-and-use” heats when system load (ISYS) is high while the charger is already near thermal limits, or when power-path handoff oscillates. The fastest localization is to compare temperature rise under identical charge current with the system forced into lowest-power mode versus active operation.

Check evidence first (2 streams)
  • Electrical: VBAT, VBUS, ICHG, and any available ISYS estimate; look for oscillation/throttle events.
  • Thermal: hotspot location and slope (charger IC vs battery vs inductor area).
Minimal A/B validation
  • A: charge with system forced low-power → isolates pure charging dissipation.
  • B: charge with system active (radio + PPG) → reveals load stacking and power-path limits.
Concrete hook: power-path/charger ICs such as BQ25120A support “charge-and-use” architectures; thermal throttling and handoff behavior become visible in logs.
7

Battery level “jumps / rebounds”: fuel-gauge model issue or temperature/load transients?

Maps H2-8 Fuel Gauge • H2-7 Power

SOC jumps often come from using voltage as a proxy under a highly transient load or a fast temperature change. A model/config mismatch typically causes systematic drift; load/temperature transients cause short-term jumps that correlate tightly with current spikes, droops, and thermal steps. The correct evidence is time-aligned SOC, VBAT, temperature, and a label of the load state.

Check evidence first (2 streams)
  • Consistency: SOC vs VBAT vs TEMP vs load state; does SOC jump coincide with a spike or a thermal step?
  • Stability: droop/reset counters; brownouts can reset state and create apparent SOC discontinuity.
Minimal A/B validation
  • A: slow, steady discharge (low ripple) → SOC should be smooth; drift suggests model/config.
  • B: pulsed load discharge → jumps that align with pulses suggest transient sensitivity.
Concrete hooks: gauges such as MAX17048 or BQ27441-G1 expose SOC + VBAT; combine with a simple shunt current trace for correlation.
8

After ESD, it doesn’t crash but HR noise gets much worse: AFE input damage or return-path change?

Maps H2-9 Layout/ESD • H2-4 AFE Depth

“Degraded-not-dead” needs pre/post comparison. If dark-box noise floor rises permanently and baseline drift increases even with stable mechanics, suspect input leakage/offset shift on the AFE front end. If degradation is posture/touch/charging dependent, suspect ESD return-path weakness or altered coupling/ground behavior (including sweat-driven leakage paths) rather than a purely damaged input.

Check evidence first (2 streams)
  • Dark-box PPG: noise floor + drift before/after; watch for permanent elevation.
  • Condition sensitivity: noise worsens only under touch/charging/posture → points to return path/coupling.
Minimal A/B validation
  • A: repeat dark-box test on multiple units → isolates permanent front-end change.
  • B: repeat under controlled ESD return paths (grounding points) → isolates return-path weakness.
Concrete hooks: add/verify signal-line ESD parts such as TPD1E10B06 or PESD5V0S1UL, and ensure the intended return path is low-impedance and away from the AFE reference.
9

SpO₂ confidence is very low during motion: lower sampling rate or increase LED power?

Maps H2-4 AFE • H2-5 Motion • H2-7 Power

Treat this as a three-way balance: signal headroom (AFE/timing), motion gating (IMU-aligned epochs), and power budget. Lower sampling can reduce sensitivity to high-frequency noise but may lose temporal resolution and worsen motion separation. Increasing LED power helps only if the system is SNR-limited; if it is headroom-limited, more LED causes clipping, longer recovery, and sometimes more ground-bounce noise.

Check evidence first (2 streams)
  • SNR vs headroom: does LED power increase improve SNR without clipping/recovery penalties?
  • IMU gating: is confidence dropping predictably with accel banding and stable epoch alignment?
Minimal A/B validation
  • A: lock motion intensity, sweep LED current/width → pick the SNR knee before clipping.
  • B: lock optics, sweep sampling strategy (windowing/slot timing) + IMU gating thresholds.
10

Same design, new batch of window material degrades performance: stray light or reflectance differences? How to screen fast?

Maps H2-3 Optics • H2-11 Validation/Screening

Stray light typically shows leakage signatures: elevated DC component and abnormal “LED off/on” differential even in a dark box. Reflectance/scatter differences often shift the usable signal amplitude and noise floor more uniformly without a classic leakage shape. Fast screening should avoid human wrists: fix geometry in a jig, test two lighting corners, and bin materials by a small set of scalar metrics.

Check evidence first (2 streams)
  • Leakage signature: dark-box DC elevation, abnormal off/on differential, increased baseline drift.
  • Scatter signature: reduced amplitude + higher noise floor across conditions in the same geometry.
Minimal A/B validation
  • A: fixed jig + dark/ambient test → compute (DC, noise floor, clipping rate) → bin material lots.
  • B: add a quick “edge-shield” mask → if it improves, stray edge coupling is dominant.
11

Yield problem in mass production: which tests best screen units that will be “inaccurate later”?

Maps H2-11 Validation & Production Test Plan

The best early screens are proxies for the biggest variance drivers: optical stack leakage/headroom, power-path stability under peak events, and RF quick binning. A pure functional test often misses “degraded-not-dead” units. The screening set should produce log artifacts that can be correlated later: clipping rate, baseline drift, droop counters, and RSSI/drop histograms.

High-leverage screening set
  • Optical quick run: dark + ambient → reject persistent clipping or large baseline drift.
  • Peak script: LED pulse + RF bursts → reject units that show VSYS droop or resets.
  • RF bin: fixed distance/orientation → reject weak RSSI bins with high drop/reconnect count.
Concrete hooks: power-path stability is easy to demonstrate with a reference like BQ25120A; SOC sanity can be checked with MAX17048 / BQ27441-G1 in a short controlled segment.
12

To double battery life, which three peak sources should be cut first? How to build a “current waveform ledger”?

Maps H2-6 BLE SoC • H2-7 Power Ledger

Battery life is usually dominated by peak-event duty rather than baseline current. Build a ledger by slicing the current waveform into event types, then rank contributions by “area under curve per hour.” The top three are commonly: radio events (connect/advertise/retry clustering), LED pulses (duty + current), and CPU/flash wake clusters (logging, retries, frequent tiny wakeups).

Ledger method (evidence-first)
  • Measure current with a shunt/sense tool; label events (RF, LED, CPU/flash).
  • Compute per-hour event count and average area/event → rank contributions.
  • Cut peaks by batching: FIFO + fewer wakeups, less retry clustering, optimized LED duty before raising current.
Concrete hooks: a low-IQ buck like TPS62743 / TPS62840 helps at light loads, but peak-duty wins more often come from event batching and stability (fewer retries/resets) than from rail swaps alone.